Flexras Technologies Showcases Automatic Hybrid RTL/Gate Partitioning at DVCON 2014

Wasga Compiler Demo and Tutorial for Predictable FPGA Based Prototyping at Booth #904

Paris, France – February 26, 2014

WHO:  Flexras Technologies, the provider of high performance partitioning design suite tools for FPGA-based prototyping

WHAT: Flexras  will demonstrate  Wasga Compiler and showcase its user-friendly hybrid RTL/Gate partitioning approach for predictable FPGA-based prototyping at the  Design and Verification Conference  (DVCon 2014)

Zied Marrakchi, Flexras CTO, will present a tutorial entitled “ The best of both worlds: Timing driven hybrid RTL/Gate partitioning for predictable FPGA based prototyping” at booth #904

TUTORIAL

Traditional prototyping solutions manage DUT partitioning either in RTL or in gate level and fail to propose predictable and efficient flow allowing to quickly bring-up FPGA based SoC prototype. This tutorial shows FPGA-based prototyping challenges and presents an innovative methodology unifying the benefits of both gate-level partitioning and RTL partitioning, providing error free implementation and predictable short time-to-prototype.

WHEN:

Monday, March 3, from 5 p.m. until 7 p.m.,

Tuesday and Wednesday, March 4-5, from 2:30 p.m. until 6 p.m. 


WHERE: Booth #904, Doubletree Hotel in San Jose, Calif.–

For More Information

For more information about Flexras, please visit  http://www.flexras.com

To set an appointment with Flexras, please contact Hayder Mrabet at  Email Contact

About DVCon:  www.dvcon.org.

About Flexras

Flexras Technologies develops and commercializes EDA partitioning tools for the FPGA and SoC markets. Flexras patented and proven timing-driven partitioning technology are used by world leading semiconductor manufacturers, and licensed to FPGA-based emulator provider. Flexras addresses growing SoCs development complexity and risks by accelerating cost effective rapid prototyping targeting multi-FPGA-based systems. Flexras Technologies is headquartered in Paris Saint-Denis France. For more information, please visit  www.flexras.com.


Contact:

Chantal Cochini
l’Ops PR- Paris, France
: +33(0)622 980 380+33(0)622 980 380
Email Contact

Donna Wilson
DW&A
510-744-1263510-744-1263

donna@donnawilsonandassoc.com




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

True Circuits:

Featured Video
Jobs
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy