Flexras Technologies Showcases Automatic Hybrid RTL/Gate Partitioning at DVCON 2014

Wasga Compiler Demo and Tutorial for Predictable FPGA Based Prototyping at Booth #904

Paris, France – February 26, 2014

WHO:  Flexras Technologies, the provider of high performance partitioning design suite tools for FPGA-based prototyping

WHAT: Flexras  will demonstrate  Wasga Compiler and showcase its user-friendly hybrid RTL/Gate partitioning approach for predictable FPGA-based prototyping at the  Design and Verification Conference  (DVCon 2014)

Zied Marrakchi, Flexras CTO, will present a tutorial entitled “ The best of both worlds: Timing driven hybrid RTL/Gate partitioning for predictable FPGA based prototyping” at booth #904


Traditional prototyping solutions manage DUT partitioning either in RTL or in gate level and fail to propose predictable and efficient flow allowing to quickly bring-up FPGA based SoC prototype. This tutorial shows FPGA-based prototyping challenges and presents an innovative methodology unifying the benefits of both gate-level partitioning and RTL partitioning, providing error free implementation and predictable short time-to-prototype.


Monday, March 3, from 5 p.m. until 7 p.m.,

Tuesday and Wednesday, March 4-5, from 2:30 p.m. until 6 p.m. 

WHERE: Booth #904, Doubletree Hotel in San Jose, Calif.–

For More Information

For more information about Flexras, please visit  http://www.flexras.com

To set an appointment with Flexras, please contact Hayder Mrabet at  Email Contact

About DVCon:  www.dvcon.org.

About Flexras

Flexras Technologies develops and commercializes EDA partitioning tools for the FPGA and SoC markets. Flexras patented and proven timing-driven partitioning technology are used by world leading semiconductor manufacturers, and licensed to FPGA-based emulator provider. Flexras addresses growing SoCs development complexity and risks by accelerating cost effective rapid prototyping targeting multi-FPGA-based systems. Flexras Technologies is headquartered in Paris Saint-Denis France. For more information, please visit  www.flexras.com.


Chantal Cochini
l’Ops PR- Paris, France
: +33(0)622 980 380+33(0)622 980 380
Email Contact

Donna Wilson


Review Article Be the first to review this article

True Circuits:

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy