Rambus Enhances LabStation™ Validation Platform

Optimized for ease-of-use and productivity to address the latest challenges of complex IP bring-up and validation

SUNNYVALE, Calif. — (BUSINESS WIRE) — January 28, 2014 — Rambus Inc. (NASDAQ: RMBS) today announced it has enhanced its LabStation™ validation platform to address the latest challenges of complex IP design and integration. The comprehensive test environment provides customers with a tool suite to validate advanced low-power, high-performance memory systems including LPDDR4/3, R+™ LPDDR3, DDR4/3, and R+ DDR4. LabStation is available as part of Rambus’ memory and serial link IP core solutions to help customers enhance quality and reduce time-to-market of their chips and systems. The platform is scalable, offers improved accuracy and is proven in complex, high-volume applications.

“The LabStation platform addresses the latest low-power, high-performance memory validation challenges, providing our customers with a straightforward and accurate method for testing chips and systems,” said Kevin Donnelly, senior vice president and general manager of the Memory and Interface Division at Rambus. “As we look to drive deeper engagements with our customers, we continue to invest in tools that simplify the design process and enhance the functionality of our IP core solutions.”

Key Features and Benefits of LabStation

  • Helps customers during bring-up, de-bug and characterization, reducing time-to-market for chips and systems
  • Measures voltage and timing margin eye at target bit error rate (BER), addressing the latest characterization requirements for advanced memory systems
  • Enables automated measurement with on-chip infrastructure to provide testing process simplification and higher accuracy results for high-throughput and small form factor systems, including 2.5 and 3D packaging
  • Provides optimized user interface to improving usability and control of IP for on-chip resources, on-board devices, measurement equipment and 3rd party tools

The Rambus LabStation validation platform is currently available for Rambus customers. For additional information visit rambus.com/labstation.

About Rambus Memory and Interfaces Division (MID)

The Rambus Memory and Interfaces Division moves data. MID develops products and services that solve the power, performance, and capacity challenges of the mobile, cloud computing and connected device markets. Rambus enhanced standards-compatible and custom memory and serial link solutions include architectures, memory and chip-to-chip interfaces, DRAM, IP validation tools, and system and IC design services. Developed through our system-aware design methodology, Rambus’ products deliver improved time-to-market and first-time-right quality.

About Rambus

Rambus brings invention to market. Our customizable IP cores, architecture licenses, tools, services, and training improve the competitive advantage of our customer’s products while accelerating their time-to-market. Rambus products and innovations capture, secure and move data. For more information, visit rambus.com.



Contact:

Schwartz MSL for Rambus
Darah Roslyn, 415-512-0770
Anna Vaverka, 415-512-0770
Email Contact




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy