AWR Previews AWR Design Environment V11 at DesignCon 2014

EL SEGUNDO, Calif. – Jan. 23, 2014AWR Corporation, the innovation leader in high-frequency EDA software, will preview new features and enhancements in its pending V11 release of the AWR Design Environment™ during DesignCon 2014, January 20-21 in Santa Clara, CA.  

Software demonstration will take place within the National Instruments/AWR booth #615 and include:

  • V11 of Microwave Office® circuit design, Visual System Simulator™ (VSS) software, and AXIEM® and Analyst™ EM software
  • Analyst’s configurable PCells (library of parts)  and antenna measurement capabilities
  • AWR Connected™ to National Instruments for LabVIEW co-simulation as well as Multisim/Ultiboard collaboration
  • AWR Connected solutions for printed circuit board (PCB) designs with third party tools like Zuken and Cadence

For more information, please visit http://www.awrcorp.com/news/events/event/designcon-2014.

About AWR , A National Instruments Company

AWR, the innovation leader in high-frequency electronic design automation (EDA) software, is a National Instruments Company.  AWR’s software portfolio of EDA solutions dramatically reduces development time and cost for products employed in wireless, high-speed wired, broadband, aerospace and defense, and electro-optical applications.  Learn more at www.awrcorp.com.

Join AWR at: AWR.TV, AWR Blogs, Facebook, Twitter, YouTube, and LinkedIn

Contact:
Sherry Hess
Vice President of Marketing
AWR Corporation
(310) 726-3000
Email Contact  

 

 

 

© 2014 AWR Corporation. All rights reserved. AWR is a National Instruments Company. AWR, Microwave Office, and AXIEMare registered trademarks and the AWR logo, AWR Design Environment, Visual System Simulator, Analyst, and AWR Connected are a trademark of AWR Corporation. Other product and company names listed are trademarks or trade names of their respective companies.




Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
IEEE Electronic Design Processing Symposium 2017 at 673 S. Milpita Blvd Milpitas CA - Sep 21 - 22, 2017
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise