CST to exhibit at DesignCon and hold Tutorial Sessions

Each year, engineers from around the world flock to DesignCon, an educational conference for chip, board and systems design. The conference is known for its in-depth program of technical sessions, aimed to enlighten attendees with the latest theories, methodologies, applications and design tools. CST will be heading to the show and exhibiting at booth #109 from January 29-30 in the Santa Clara Convention Center. 

Not only will we be at the exhibition, but we also wanted to take the opportunity to discuss electronic package design and PCB-package co-simulation in the technical track covering signal integrity (SI) using electromagnetic (EM) analysis techniques. 

Our tutorial sessions include:

Accurate Modeling of Electronic Package Designs: Hybrid vs. 3D EM Full Wave Solvers 
Date: Tuesday, January 28
Time:  1:30pm- 4:30pm
Location: Ballroom K
Speakers: Antonio Ciccomancini Scogna (CST), Darryl Kostka (CST), Frank Paglia (Freescale Semiconductor, Inc.)

System Level Modeling Methodologies for PCB-Package Co-Simulation & Co-Design 
Date: Tuesday, January 28
Time:  1:30pm- 4:30pm
Location: Ballroom K
Speakers: Chiang Chun Tong (CST), Antonio Ciccomancini Scogna (CST), Linus Lau (CST), LianKheng Teoh (eASIC)

Apart from our participation in the technical program, a number of CST staff will be at the booth to facilitate demos of CST STUDIO SUITE® and discuss the use of electromagnetic simulation within the EDA workflow. Drop by and say hello at booth #109!




Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise