Verific Design Automation Ends 2013 with Double-Digit Revenue Increase

Longtime Customers include Biggest Names in EDA, IDMs who Recognize Quality Software, Service

ALAMEDA, CALIF. –– January 21, 2014 –– Verific Design Automation, provider of SystemVerilog, Verilog and VHDL parsers, closed 2013 with a double-digit increase in revenue and56 active user companies, many of whom are longstanding customers.

2013 also marked the year that Verific shipped its 100th license since its inception in 1999.

“We attribute our success to a few basic principles,” remarks Michiel Ligthart, Verific’s president and chief operating officer, who notes that the corporate goal is to provide the best architected and implementedfront-ends in the industry. “We encourage our R&D and customer support teamsto operateas a seamless extension of our users’ teams to ensure outstanding software quality and service.”

Verific customers include some of the biggest names in both electronic design automation (EDA) companies, such as Aldec, Atrenta, Forte, Jasper, Real Intent, Mentor and Synopsys, and integrated device manufacturers (IDMs), including AMD, Altera, Lattice, Microsemi, NVIDIA, Tabula and Xilinx.

Its software serves as the front end to a wide range of EDA and field programmable gate array (FPGA) tools for analysis, simulation, verification, synthesis, emulation and test of register transfer level (RTL) designs. Verific’s Parser Platform includes support for SystemVerilog, Verilog, VHDL and UPF, and provides C++ and Perl application programming interfaces (APIs). Verific’s software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux and Windows operating systems.

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides parsers and elaborators for SystemVerilog, Verilog and VHDL. Verific's software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: Email Contact. Website: www.verific.com.

Contact:

Nanette Collins
Public Relations for Verific
(617) 437-1822
Email Contact




Review Article Be the first to review this article

EMA:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Retail Therapy: Jump starting Black Friday
Peggy AycinenaIP Showcase
by Peggy Aycinena
REUSE 2016: Addressing the Four Freedoms
More Editorial  
Jobs
ACCOUNT MANAGER MUNICH GERMANY EU for EDA Careers at MUNICH, Germany
Principal Circuit Design Engineer for Rambus at Sunnyvale, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
AE-APPS SUPPORT/TMM for EDA Careers at San Jose-SOCAL-AZ, CA
Upcoming Events
Zuken Innovation World 2017, April 24 - 26, 2017, Hilton Head Marriott Resort & Spa in Hilton Head Island, SC at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy