MagnaChip and YMC to Offer 0.35um and 0.18um Embedded Multiple-Time Programmable (MTP) IP Solutions

SEOUL, South Korea and CUPERTINO, Calif., Nov. 25, 2013 — (PRNewswire) —  MagnaChip Semiconductor Corporation ("MagnaChip") (NYSE: MX), a Korea-based designer and manufacturer of analog and mixed-signal semiconductor products, today announced that it now offers 0.35um and 0.18um standard multiple-time programmable intellectual property (MTP-IP) devices jointly developed with Yield Microelectronics Corporation (YMC) of Taiwan.

This MTP-IP developed in MagnaChip's 0.35um BCD process and 0.18um BCD and mixed-signal process covers several standard memory cell sizes and is well suited for embedded applications such as Display, PMIC and LED controllers. By adding YMC's leading-edge MTP-IP to MagnaChip's existing NVM (non-volatile memory) portfolio, MagnaChip can provide enhanced foundry services to its global customers who stand to benefit from an IC design that incorporates next generation, low current embedded NVM performance.

This new MTP-IP solution provides high performance and reliability for the most stringent customer applications and covers a wide range of multiple-time programmable memory densities needed in the market.

Namkyu Park, Senior Vice President of Foundry Marketing for MagnaChip's Semiconductor Manufacturing Services Division commented, "We are very pleased to have jointly developed this new MTP-IP with YMC, a leading IP solutions provider and MagnaChip partner in Taiwan. Our continued focus is to offer cost-effective, high-performance NVM solutions to meet the increasing application-specific needs of our BCD and mixed-signal foundry customers."  

Mr. Lin Hsin-Chang, Vice President of YMC, said, "Through a unique patented technology of memory components and mode of operation, the silicon IP jointly developed with MagnaChip successfully passed rigorous verification and reliability testing. This high-performance, high-reliability embedded non-volatile memory solution is now available and targeted for use by power management, microcontroller, touch controller and many other chip suppliers. By using this jointly developed MTP-IP, customers can enhance their overall product performance by greatly improving chip functionality while also reducing costs by shrinking the chip size."

About MagnaChip Semiconductor
Headquartered in South Korea, MagnaChip Semiconductor is a Korea-based designer and manufacturer of analog and mixed-signal semiconductor products for high volume consumer applications. MagnaChip Semiconductor believes it has one of the broadest and deepest range of analog and mixed-signal semiconductor platforms in the industry, supported by its 30-year operating history, a large portfolio of registered and pending patents, and extensive engineering and manufacturing process expertise. For more information, please visit www.magnachip.com.

About Yield Microelectronics Corporation
Yield Microelectronics Corporation (YMC), located in Taiwan's Chu-Pei city, is a specialized embedded logic multiple-time non-volatile memory (NVM) IP provider. YMC's innovative NVM MTP-IP products are licensed to design houses and semiconductor foundries, allowing them to integrate crucial non-volatile memory with analog and digital functionality on a single chip. YMC's NVM IP is characterized by its competitive cell and macro size, adopts logic-based architecture and features the scalability and ease of porting for different technologies and processes such as logic, high-voltage, mixed-mode, bipolar-CMOS-DMOS and many others. For more information, please visit  www.ymc.com.tw.

 

CONTACTS:


In the United States:

Robert Pursel

Director of Investor Relations

Tel. +1-408-625-1262

robert.pursel@magnachip.com

In Korea:

Chankeun Park

Senior Manager, Public Relations

Tel. +82-2-6903-3195

chankeun.park@magnachip.com

 

SOURCE MagnaChip Semiconductor Corporation

Contact:
MagnaChip Semiconductor Corporation
Yield Microelectronics Corporation (YMC)
Web: http://www.magnachip.com




Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise