MoSys Announces Tabula Support of GigaChip Interface

GigaChip Interface Enables Unparalleled Memory Capabilities in 100G and Beyond Networking Equipment

SANTA CLARA, Calif. — (BUSINESS WIRE) — November 21, 2013 — MoSys (NASDAQ: MOSY), a leader in semiconductor solutions that enable fast, intelligent data access for network and communications systems, today announced that Tabula, Inc., advancing high-performance programmable logic solutions for network infrastructure systems, supports the GigaChip™ Interface.

As networking equipment transitions from 10G to 40G to 100G and beyond, greater access to memory is increasingly required to execute complex packet header processing operations for line rate switching, routing, monitoring and security. Programmable logic devices from Tabula offer substantial on-chip bandwidth and off-chip memory capacity using commodity external memory. However, traditional memory solutions lack sufficient access to memory, exposing a bottleneck which strangles the overall system performance. Using MoSys® Bandwidth Engine® serial memory solutions combined with the highly efficient GigaChip Interface alleviates this chokepoint in the system by providing four times the access performance of traditional memory solutions.

“Increased performance and bandwidth in the system are critical in order to meet the requirements for cutting-edge networking equipment. But, if the packet processors cannot access memory at the rates required, then the overall system performance suffers,” stated John Monson, VP of Marketing for MoSys. “Memory access bottlenecks disappear, however, when standard operations are offloaded to MoSys’ Bandwidth Engine through our ninety-percent efficient GigaChip Interface. We are pleased that Tabula has selected the GigaChip Interface as a key design feature, enabling Tabula devices to deliver next–generation packet processing performance.”

MoSys’ Bandwidth Engine solution provides high-access rates to high-speed memory using the GigaChip Interface and can accelerate performance by more than 4 times through intelligent offload of counters, metering functions, semaphores and transactional memory operations for link-list management. These types of intelligent offload capabilities enable high-bandwidth, high-efficiency chip-to-chip communications necessary for high-performance switching, routing, monitoring and content processing functions.

"As a leading provider of breakthrough programmable logic solutions for today’s most challenging 100G systems applications, Tabula is always looking for partnerships that offer our customers innovative, powerful solutions,” said Alain Bismuth, Vice President of Marketing for Tabula. “Through our support of MoSys' GigaChip Interface and Bandwidth Engine devices, we can deliver overall memory capabilities not achievable with competing solutions.”

The GigaChip Interface (GCI) is a scalable, high-performance, serial protocol for chip-to-chip communications that is differentiated in efficiency and reliability, resulting in system level benefits of reduced power, cost and complexity. Current implementations built with compatible CEI-11G or XFI SerDes electrical transport standards deliver up to 144Gbps of full duplex data throughput using 16 SerDes lanes when running at a 10G rate. A key differentiator for the GCI protocol is high transport efficiency, even for small payloads. Alternative serial interfaces are typically less than 50 percent efficient when transferring 8B and 16B data, which means that they deliver less than half the performance at a given bandwidth. The combination of 90 percent transport efficiency, from small to large payloads, combined with power-efficient short-reach physical interconnect makes GCI ideal for co-processor, memory or multi-chip communication. The interface also includes CRC error detection and automatic error recovery provisions to meet the high reliability requirements of enterprise, service provider and mission-critical communications and compute applications. GCI is an open, royalty-free, interface specification designed for use with the MoSys Bandwidth Engine family of ICs and is suitable for any chip-to-chip interconnect.

MoSys also announced, in accordance with NASDAQ Listing Rule 5635(c)(4), as a material inducement to the hiring of four new employees, it has granted or offered to grant stock options for a total of 158,000 shares of common stock. Inducement option grants have an exercise price equal to the closing price of MoSys' common stock on the NASDAQ market on the grant date, and vest over four years and expire in ten years, assuming continued service.

About MoSys, Inc.

MoSys, Inc. (NASDAQ: MOSY) is a fabless semiconductor company enabling leading equipment manufacturers in the networking and communications systems markets to address the continual increase in Internet users, data and services. The company's solutions deliver data path connectivity, speed and intelligence while eliminating data access bottlenecks on line cards and systems scaling from 100G to multi-terabits per second. Engineered and built for high-reliability carrier and enterprise applications, MoSys' Bandwidth Engine® and LineSpeed™ IC product families are based on the company's patented high-performance, high-density intelligent access and high-speed serial interface technology, and utilize the company's highly efficient GigaChip™ Interface. MoSys is headquartered in Santa Clara, California. More information is available at  www.mosys.com.

Bandwidth Engine, the GigaChip logo and MoSys are registered trademarks of MoSys, Inc. in the US and/or other countries. GigaChip, LineSpeed and the MoSys logo are trademarks of MoSys, Inc. All other marks mentioned herein are the property of their respective owners.



Contact:

MoSys, Inc.
Kristine Perham, +1-408-418-7670
Email Contact
or
Shelton Group
Beverly Twing, +1-972-239-5119 ext. 126
Email Contact




Review Article Be the first to review this article
CST: Webinar November 9, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise