Mentor Graphics Questa Platform Chosen for DMP Reference Verification Flow

WILSONVILLE, Ore. — (BUSINESS WIRE) — November 19, 2013Mentor Graphics Corp. (NASDAQ: MENT), today announced that Digital Media Professionals (DMP) has qualified the Questa® functional verification platform for use on its advanced graphics IP that implements DMP's advanced algorithms. DMP also uses the Questa functional verification platform on its portfolio of 3D and 2D graphics system-on-chip (SoC) solutions to meet the diverse needs of customers such as performance, function, gate size and cost.

DMP is recognized as the leading IP supplier in the embedded graphics device market with its high performance algorithm to bring stunning results for both 2D vector and 3D graphics. The company’s solutions are widely adopted in mobile, home, amusement, car and many more electronic product application areas.

The Questa functional verification platform was chosen because it provides a full complement of verification capabilities, from planning to testbench implementation and results analysis, all tuned to extract the most value and efficiency from the Universal Verification Methodology (UVM), the industry-standard functional verification methodology, which DMP uses for its verification infrastructure.

An example of this tuning is DMP’s use of the Questa platform in a specification-driven flow to create correct-by-construction register models automatically for their verification environment. The UVM register package was created to support verification of complex IP and SoCs, which employ large numbers of registers, but modeling the registers for verification by hand is a labor-intensive and error-prone process. Using the Questa platform, DMP engineers can simply import register definitions from a spreadsheet or other specification and instantly create their register verification models, as well as automated tests for the entire register set.

“Customers using our graphics IP are facing intense competition in the market, and are often forced to change the product specification at late stages of the product development cycle,” said Eisaku Ohbuchi, director, Core Technology Development, Digital Media Professionals Inc. “By using the Questa register assistant features, we find that our engineers keep up with customers' demand for specification changes in a very flexible manner while maintaining a sharp focus on all the other aspects of verification.”

“The qualification of the Questa functional verification platform for DMP's graphics IP will provide significant value to the many silicon suppliers who are our mutual customers,” said John Lenyo, vice president and general manager, Design Verification Technology (DVT) Division, Mentor Graphics. “Mentor’s functional verification team pioneered much of the work that now defines the UVM, and we continue to invest heavily in tool development and infrastructure to make our users more productive. From advanced debug and visualization of UVM testbenches, to unique stimulus and coverage tools that plug into UVM environments, we are committed to provide our customers with the best platform for functional verification.”

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of nearly $1,090 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site:

Mentor Graphics and Questa are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.


Mentor Graphics
Carole Dunn, 503-685-4716
Email Contact
Mentor Graphics
Suzanne Graham, 503-685-7789
Email Contact

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Staff Software Engineer - (170059) for brocade at San Jose, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy