New ZestETM1 Gigabit Ethernet Module Launches

November 13, 2013 -- Oxford, UK company Orange Tree Technologies has just announced the launch of a slim new addition to its product family, the ZestETM1, a high performance Gigabit Ethernet TCP/IP offload engine (TOE) module.

Charles Sweeney, Hardware Director at the company, said "With the increasing use of Ethernet in many different markets such as industrial control, machine vision, defence and the medical sector, the ZestETM1 can speed the time to market for many companies, creating a key advantage for them".

With the proprietary protocol chip GigExpedite handling the whole TCP/IP stack at over 100MBytes/sec in each direction, and the module measuring just 25 x 30mm, it allows the user's embedded processor or FPGA to be dedicated entirely to the application for maximum efficiency.

TCP/IP at Gigabit speed consumes considerable processing power, and using a separate dedicated TCP/IP engine frees up the embedded processor or FPGA for the application’s function. The added benefit of this is that a smaller and lower cost processor can be used for the main application.

Matt Bowen, Software Director at Orange Tree said "We based the design of GigExpedite on the TCP/IP engine of our highly successful current product ZestET1. This was following feedback from customers who wanted to use their own embedded processor instead of the FPGA on ZestET1. The new product design has therefore been shaped by over 4 years’ practical user experience".

The ZestETM1 offers application designers and companies a simple ready-to-go high speed Ethernet data interface solution, saving them the headache of having to get to grips with the complexity of  TCP/IP or creating their own Ethernet interface.

Highly adaptable, the ZestETM1 interface can be configured to one of four modes: 8 or 16-bit SRAM-style bus, FIFO, or “bit banging”. The SRAM-style bus modes are similar to an SRAM interface with the application writing and reading ZestETM1. The FIFO mode has two separate 8-bit channels streaming in each direction to and from ZestETM1. The innovative “bit-banging” mode enables another device on the network to write or read up to 32-bit values to or from an attached device.

There is also a low speed serial interface, which can be configured as either an SPI slave or a UART. This allows a low performance processor to control ZestETM1 while the high speed data interface is connected to the application data path such as FPGA, ADC, DAC or bus transceivers. A separate SPI master interface can be used, for example to configure an attached FPGA or processor.

The TCP/IP engine in GigExpedite runs at 10/100/1000 Mbits/sec and delivers over 100MBytes/sec sustained in each direction. It implements the following protocols: TCP/IP, UDP, ARP, IPv4, ICMP, IGMP, PTP and HTTP. For real-time applications, Precision Time Protocol (PTP) and SyncE offer time of day and a 125MHz clock synchronised across the network to other network devices.


Editor’s Notes

Charles Sweeney 
Tel: 01235 838646  
E-mail Email Contact

Please click here for further information

Purchasers of the new board will have the added bonus of full software libraries for Windows and Linux bundled free with the product.

The module is available immediately and discounts are available for quantities and for students and universities.

Orange Tree Technologies is a board level embedded hardware and software company specializing in high-speed embedded device interconnect and FPGA technologies. Used by some of the world’s leading technology companies our products and services help address the challenges of convergence in the defence, industrial, scientific and consumer electronics markets.

Orange Tree Technologies has been providing high-speed embedded device interconnect solutions since 2001. OEM engagements are supported through customization via Orange Tree’s dedicated design services function. Headquartered in Oxford, UK, Orange Tree Technologies is a privately held company and operates internationally.

Read the complete story ...

Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy