Atrenta to Present Quality Metrics for Synthesizable IP at Semico IMPACT Conference

SAN JOSE, Calif. — (BUSINESS WIRE) — November 4, 2013 — Atrenta:

What:
An Algorithmic, Objective Quality Metric for Synthesizable IP

When:
Date: Wednesday, November 6, 2013
Time: 3:50 p.m. – 4:15 p.m.
Location: Semico IMPACT Conference, Doubletree Hotel, San Jose, CA

Who:
Michael Johnson – Manager of Customer Solutions Delivery, Atrenta Inc.

Why:
The use of heterogeneous IP is on the rise for all SoC designs. More of this IP is now soft or synthesizable as well. Since soft IP has many possible implementation configurations, the task of validating the quality and completeness of this form of design data is daunting.

Deficiencies in areas such as routability, testability or power consumption can cause substantial tape out delays. In their worst form, these problems can cause the entire SoC project to fail.

In this presentation, we will explore a comprehensive IP quality auditing system developed by Atrenta to address this issue. Using the Atrenta IP Kit, IP consumers can substantially reduce IP reuse problems and have a much better view of the integration risks for any soft IP block.

Details about the conference track:

http://semico.com/content/constellations-track

About Atrenta

Atrenta’s SpyGlass Predictive Analyzer® significantly improves design efficiency for the world’s leading semiconductor and consumer electronics companies. Patented solutions provide early design insight into the demanding performance, power and area requirements of the complex system on chips (SoCs) fueling today’s consumer electronics revolution. More than two hundred companies and thousands of design engineers worldwide rely on SpyGlass to reduce risk and cost before traditional EDA tools are deployed. And with the addition of BugScope™ verification efficiency is also enhanced, allowing engineers and managers to find the fastest and least expensive path to silicon for complex SoCs.

SpyGlass from Atrenta: Insight. Efficiency. Confidence. www.atrenta.com

© 2013 Atrenta Inc. All rights reserved. Atrenta, the Atrenta logo, SpyGlass and SpyGlass Predictive Analyzer are registered trademarks and BugScope is a trademark of Atrenta Inc. All others are the property of their respective holders.

This media advisory contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this media advisory.



Contact:

Atrenta:
Charu Puri, +1-408-453-3333
Email Contact
or
PR Agency:
Lee PR
+1-650-363-0142
Email Contact




Review Article Be the first to review this article
Synopsys: Custom Compiler

AMIQ: dvteclipse

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
NEC: CyberWorkbench
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy