CLKDA’s AOCV FX Makes DeepChip’s Top 5 Tools shown at DAC ‘13

Littleton, MA, October 31, 2013 - CLK Design Automation today announced that AOCV FX™ timing derate generator was voted one of top 5 hot tools shown at the Design Automation Conference (DAC) in DeepChip’s annual user survey.  DAC is the electronic design automation (EDA) industry’s premier conference, and users reviewed the products exhibited there.

Advanced Timing Derates are an Essential at 20nm and Below

Advanced timing derates are an essential part of IC design at 20nm and below. AOCV and POCV both work to reduce pessimism and improve margin without impacting quality during static timing analysis and optimization. These tables are a much better representation of on die variation compared with traditional global OCV. They can properly reflect manufacturing variance for a cell based on its depth of in a specific path.  As importantly, advanced timing derates work with existing libraries, physical design tools and STA.  

One designer contributing to the report stated, “[CLKDA’s] primary advantage in this space is the rapid turn-around time for generating the table coefficients using their proprietary modeling capabilities. PrimeTime needs this.” 

DeepChip.com is an online forum with approximately 36,000 subscribers, where semiconductor chip designers contribute data-intensive papers and articles of first-hand evaluations and production benchmarks of commercial EDA tools. The DeepChip DAC Report is an annual survey that started in the 1990′s, where hundreds of users review the products exhibited at the electronic design automation (EDA) industry's premier conference.

“I give a big congrats to CLKDA’s products ranking in the top 5 with chip designers at DAC,” said John Cooley, DeepChip’s moderator. “AOCV helps customers in trouble. Getting to sign-off keeps getting harder, and designers specifically commented on how fast CLKDA generated instance-specific derates.”

To see the user feedback, visit: http://www.deepchip.com/items/dac13-05.html

“We have been dedicated to making FX technology an enabling element to designers achieving sign-off,” said Isadore Katz, President and CEO of CLKDA. “We are very gratified by the user recognition that AOCV FX can accelerate their design process.”

About AOCV FX™

AOCV FX™ is the leading commercial solution for generating timing derates for use with static timing analysis and physical IC design. AOCV FX™ has made derate table characterization practical and effective. AOCV FX™ can generate a SPICE accurate table for 1000 cells in a few hours per corner, where other solutions require weeks to generate tables for a few simple cells.  

These advances in derate table generation are made possible by CLKDA’s FX Platform. The FX Platform is a trusted model, circuit simulator and variance solver that sits at the heart of CLKDA’s margin analysis applications.  FX has been validated at all of the major foundries, and is in production at the most advanced process nodes in use today.  The FX Variance Platform provides 3σ statistical accuracy 300,000 to 500,000 times faster than Monte Carlo SPICE.

About CLK Design Automation

CLK Design Automation is the leader in systematic margining solutions for nanometer semiconductor designs. Systematic Margining is essential for yield and performance at leading edge geometries. Path FX and AOCV FX are fast, accurate, and practical solutions for timing closure. For further information, visit www.clkda.com or call 978-486-1056.

Amber, Path FX, and AOCV FX are trademarks of CLK Design Automation. All other trademarks or registered trademarks are the property of their respective owners.

###

Media Contact: 

Ahran Dunsmoor
CLK Design Automation
Email Contact
978-486-1056 x208



Read the complete story ...


Review Article Be the first to review this article
CST: Webinar November 9, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise