Cadence Announces Availability of Interconnect Workbench for Performance Analysis and Verification of ARM-Based SoCs

SAN JOSE, CA -- (Marketwired) -- Oct 29, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS)

Highlights:

  • Cadence Interconnect Workbench helps optimize performance of SoCs incorporating ARM® CoreLink™ CCI-400™, NIC-400™, NIC-301™ and ADB-400™ system Intellectual Property (IP)
  • Enables teams to rapidly generate performance analysis testbenches that previously required up to several weeks to construct by hand
  • Cadence and ARM will jointly present a technical session titled "Measure and Optimize System Performance of a Smartphone RTL Design" at ARM TechCon on October 30, 2013

Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced the availability of Cadence® Interconnect Workbench. A software solution providing cycle-accurate performance analysis of interconnects throughout the system-on-chip (SoC) design process, Interconnect Workbench quickly identifies design issues under critical traffic conditions and enables users to improve device performance and reduce time to market. Interconnect Workbench works in conjunction with Cadence Interconnect Validator for a complete functional verification and performance validation solution.

By automatically generating a performance testbench that incorporates Interconnect Validator and a complete suite of AMBA Verification IP, Interconnect Workbench reduces the time and effort commonly needed to create a test environment that previously required several weeks. To boost design performance, Interconnect Workbench allows users to compare potential architectures side by side on one screen.

"Ensuring that on-chip interconnects perform optimally is a baseline requirement for today's complex SoCs, system designers need the cycle-accurate analysis that Interconnect Workbench provides to make trade-offs and enhance their designs," said Andy Nightingale, director, System IP Products, Processor Division at ARM.

"Interconnect Workbench is specifically targeted at addressing the complexity of today's SoCs," said Ziv Binyamini, corporate vice president of System and Verification Solutions, System and Verification Group at Cadence. "In addition to optimizing performance of their ARM-based mobile, consumer, networking and storage SoCs, users can also get their designs to market much faster."

For more information on the Cadence Interconnect Workbench, visit www.cadence.com/news/iwb.

Cadence and ARM will also discuss the Interconnect Workbench in a technical session titled "Measure and Optimize System Performance of a Smartphone RTL Design" at ARM TechCon on October 30, 2013. For more details on the ARM TechCon session, visit http://schedule.armtechcon.com/session-id/48.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.

© 2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Cadence Design Systems, Inc.
408-944-7226

newsroom@cadence.com 





Review Article Be the first to review this article
Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Diversity: Really, who cares
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy