Dolphin Integration announces even denser 6-Track standard cells to decrease power consumption at 180/130 nm

Grenoble, France - October 25, 2013 -- Dolphin Integration, the innovator of Virtual Components for optimizing power-consumption and density of subsystems, today announces the latest generation of 6-Track standard cell libraries in mature processes, with enhanced features to enable further power and area savings with also timing improvements.

Designed around ultra dense sequential cells, celebrated as the patented spinner cell system, this new generation of 180/130 nm standard cell library now features:

  • Buffer cells for balanced clocks to reduce clock skew by 20% and latency by 30% compared to the previous library generation, yielding a better density and less power consumption on clock networks
  • Improved design of the spinner cell system (pulse generator + spinner cell) for higher power and density gains after clock tree synthesis
  • New combinatorial cell design to reduce silicon footprint
  • Optimized characterization algorithm with more accurate set-up and hold time estimates, combined with the addition of high-drive cells, leading to an improvement of timings.

On a complete 60 kgates logic circuit, the new generation of uHD-BTF standard cell library has demonstrated  25% less power consumption and a density increased by 12% compared to the previous release.

“This updated uHD-BTF standard cell library expresses our vision for the future of mature processes. Everything from the cells to the user manual has been revamped to facilitate integration and to improve the PPA. There is no standard cell library like it for 180 nm and 130 nm processes”, concluded Elsa BERNARD-MOULIN, Dolphin Integration’s Library Marketing Manager. 

For more information on the key benefits and performances of SESAME uHD-BTF standard cell library, have a quick look at:




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy