Dolphin Integration announces even denser 6-Track standard cells to decrease power consumption at 180/130 nm

Grenoble, France - October 25, 2013 -- Dolphin Integration, the innovator of Virtual Components for optimizing power-consumption and density of subsystems, today announces the latest generation of 6-Track standard cell libraries in mature processes, with enhanced features to enable further power and area savings with also timing improvements.

Designed around ultra dense sequential cells, celebrated as the patented spinner cell system, this new generation of 180/130 nm standard cell library now features:

  • Buffer cells for balanced clocks to reduce clock skew by 20% and latency by 30% compared to the previous library generation, yielding a better density and less power consumption on clock networks
  • Improved design of the spinner cell system (pulse generator + spinner cell) for higher power and density gains after clock tree synthesis
  • New combinatorial cell design to reduce silicon footprint
  • Optimized characterization algorithm with more accurate set-up and hold time estimates, combined with the addition of high-drive cells, leading to an improvement of timings.

On a complete 60 kgates logic circuit, the new generation of uHD-BTF standard cell library has demonstrated  25% less power consumption and a density increased by 12% compared to the previous release.

“This updated uHD-BTF standard cell library expresses our vision for the future of mature processes. Everything from the cells to the user manual has been revamped to facilitate integration and to improve the PPA. There is no standard cell library like it for 180 nm and 130 nm processes”, concluded Elsa BERNARD-MOULIN, Dolphin Integration’s Library Marketing Manager. 

For more information on the key benefits and performances of SESAME uHD-BTF standard cell library, have a quick look at:




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy