Jasper Design Automation to Host 2013 Jasper User Group Meeting Oct. 22-23 in Cupertino Calif.

MOUNTAIN VIEW, Calif. – Oct. 8, 2013Jasper Design Automation, the leading provider of advanced formal technology and methodology for design and verification, will host its 2013 Jasper User Group Meeting, October 22 and 23 in Cupertino.

This annual gathering of designers, verification engineers and engineering managers from around the world is an interactive, in-depth technical conference. It will provide a unique opportunity to hear presentations from several Jasper customers, including Broadcom, ARM, NVIDIA, as well as other key customers. 

This year, Jasper has added “Birds of a Feather” sessions. These individual topic discussions will be led by Jasper “power users” to give attendees a chance to informally exchange information, knowledge, best practices, and ideas.  Attendees may register in advance for the sessions that interest them. Birds of a Feather session topics will be: Proof Grid, Property Synthesis, Clock and Reset Set Up and Verification; IP-XACT; Low Power Verification; Protocol Verification and Security Path Verification.

WHEN:     October 22-23, 2013

WHERE:  Cypress Hotel, 10050 S. De Anza Blvd. Cupertino, Calif.

WHAT:     A range of design and verification case studies will be presented to share the latest best practices among peers.

Topics will include: designer-based verification, low power verification, sequential equivalence checking, security path verification, verification IP, post-silicon debug as well as information from Jasper on the company's technology roadmap and future solutions

Continental breakfast and lunch will be served.

Registration is available now for Jasper customers at http://www.jasper-da.com/JasperUG_2013

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on state-of-the-art formal technology.  Customers include worldwide leaders in wireless, consumer, computing, and networking electronics.  Jasper technology has been an integral part of over 150 successful chip deployments.  Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia.  Visit www.jasper-da.com to reduce risks, increase design, verification and reuse productivity; and accelerate time to market.

Jasper Design Automation and the Jasper Design Automation logo are trademarks or registered trademarks of Jasper Design Automation, Inc. All other trademarks mentioned are the property of their respective companies.



Read the complete story ...


Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Verification Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy