TSMC Awards Berkeley Design Automation "Partner of the Year 2013"

Recognizes BDA’s Contributions to the Open Innovation Platform® (OIP) through the Joint Development of 16nm FinFET Design Infrastructure

SANTA CLARA, Calif. — (BUSINESS WIRE) — October 2, 2013 — Berkeley Design Automation, Inc., provider of the world’s fastest nanometer circuit verification, today announced that TSMC has awarded the company with the OIP Partner of the Year Award 2013 for Joint Development of 16FinFET Design Infrastructure. Berkeley Design Automation was selected based on the company’s deep technical expertise and the Analog FastSPICE™ Platform’s proven technology for 16nm FinFET circuit verification.

“This award recognizes Berkeley Design Automation’s Analog FastSPICE Platform and the company’s significant contributions to our 16nm FinFET design infrastructure,” said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. “We are pleased to award Berkeley Design Automation with the TSMC Open Innovation Platform’s Partner of the Year Award 2013 for joint development of 16nm FinFET design infrastructure and we look forward to continued joint contributions to the semiconductor industry.”

“We are honored and proud to receive this prestigious award from TSMC,” said Ravi Subramanian, President and CEO of Berkeley Design Automation. ”Our mutual customers depend on us to deliver breakthrough technology and EDA tools for the products that fuel the electronics industry. Collaborations with TSMC enable us to provide superior technology and innovative solutions to our customers.”

The Analog FastSPICE Platform provides the world’s fastest circuit verification for nanometer analog, RF, mixed-signal, and custom digital circuits. For circuit characterization, the AFS Platform includes the industry’s only comprehensive silicon-accurate device noise analysis and delivers near-linear performance scaling with the number of cores. For large circuits, it delivers >10M-element capacity and accurate mixed-signal simulation. Available licenses include AFS Circuit Simulator, AFS Mega, AFS Nano, AFS Transient Noise Analysis, AFS RF Analyses, AFS Co-Simulation, AFS AMS, and ACE.

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in nanometer circuit verification. The company combines the world’s fastest nanometer circuit verification platform, Analog FastSPICE, with exceptional application expertise to uniquely address nanometer circuit design challenges. More than 100 companies rely on Berkeley Design Automation to verify their nanometer-scale circuits. Berkeley Design Automation was recognized as one of the 500 fastest growing technology companies in North America by revenue in 2011 and again in 2012 by Deloitte. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., NTT Corp., IT-Farm, and MUFJ Capital. For more information, visit http://www.berkeley-da.com.

Analog FastSPICE, AFS Nano, ACE and WaveCrave are trademarks of Berkeley Design Automation, Inc. Berkeley Design and BDA are registered trademarks of Berkeley Design Automation, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.



Contact:

PR for Berkeley Design Automation
Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact




Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise