Cost-effectively verify system clocks with JTAG / boundary scan or from an FPGA

Richardson, TX (October 2, 2013) – A new eBook from ASSET® InterTech (, the leading supplier of tools for embedded instrumentation, explains how cost-effective verification of system clocks during prototype circuit board bring-up and manufacturing can be accomplished with several different methods based on JTAG / boundary-scan testing or IP in an FPGA.

Faulty clocks will simply prevent processors, chipsets, ASICS, FPGAs and all other functional devices from bringing up their operational states. As a result, the operating system and the system’s firmware environment will not boot. By quickly verifying the functionality of the clocks first or relatively early, the engineer can reduce the time needed to bring up prototypes and allow adequate time for more robust functional testing during manufacturing.

“Engineers can quickly rule out faulty clocks as a reason why a circuit board is not booting and they don’t have to rely on expensive oscilloscopes, frequency counters or logic analyzers,” said Kent Zetterberg, product manager at ASSET and author of the eBook. “Non-intrusive board test methods employing instrumentation embedded in chips gives engineers an abundance of new and less costly alternatives. Boundary scan / JTAG is a powerful way to tap into the capabilities of embedded instrumentation.”

The new eBook is titled “Testing System Clocks with Boundary Scan (JTAG) and an FPGA.” It can be downloaded directly from the ASSET InterTech website at: . Other informative eBooks, white papers, case studies, application notes and videos on JTAG, IJTAG, hardware-assisted software debug, embedded instrumentation and other topics relating to board and chip debug, validation and test can be downloaded from the eResources section of the web site at:

About ASSET InterTech

ASSET InterTech is a leading supplier to the electronics industry of tools based on embedded instrumentation. Its ScanWorks platform overcomes the limitations of external test and measurement equipment by applying instrumentation embedded in semiconductors to perform chip and circuit board debug, design validation, manufacturing test and field support. ASSET’s recent acquisition of Arium, Inc., adds a powerful suite of firmware debug and trace tools to the ScanWorks platform. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080.

Follow us on:




You Tube:

Our blog – Test Data Out:


Read the complete story ...

Review Article Be the first to review this article
Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Qualcomm’s Lu Dai: Energetic leadership for Accellera
More Editorial  
Technical Support Engineer for EDA Careers at Freemont, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Upcoming Events
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
TrueCircuits: IoTPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy