Media Alert: White Paper Details Speed-Power Benefits of DDC Transistor Technology Validated in ARM Processors and Memory Circuits

LOS GATOS, CA -- (Marketwired) -- Sep 26, 2013 --


What:
Controlling power consumption is the greatest challenge for chip designers. In the white paper entitled: "SuVolta's DDC Technology: A Complementary Technology to ARM Embedded Processors for Power Optimized Application," SuVolta describes significant power reduction results and operating speed (performance) enhancements demonstrated in a system-on-a-chip (SoC) test chip incorporating ARM Cortex-M0 processors and static random-access memory (SRAM). Elements of the white paper were published in a paper in the proceedings of the IEEE Custom Integrated Circuits Conference (CICC), held in San Jose, California, September 23 - 25, 2013.

Why:
The process technology used by the semiconductor industry for the past 40 years -- conventional bulk planar CMOS -- is hitting active and leakage power limits, and voltage scaling has stagnated at ~1 Volt for the past 10 years. Power dissipation has become the primary architectural limiter for mobile SoCs. The total power consumption in a SoC constrains both the thermal envelope and the battery life of mobile products.

One major implication of this barrier is manifested in the semiconductor industry's constant struggle to reduce power consumption and increase battery life of mobile devices without sacrificing performance or cost.

Deeply Depleted Channel™ (DDC) technology and DDC-optimized circuits and design techniques enable scaling (reduction) of two of the most critical transistor parameters -- scaling of supply voltage, and scaling of transistor size to the sub-20nm node. DDC technology applies across a wide range of integrated circuit (IC) products, including processors, memories, and SoCs that are critical to today's mobile products.

Who:
SuVolta, Inc.

Where:
The white paper can be access on SuVolta's web site at: http://www.suvolta.com/files/2513/7996/4535/SV_NK_P_130920_ARM_SuVolta_Whitepaper_Final.pdf.

When:
The white paper is available as of September 26, 2013.

Contacts:
Margo Westfall
SuVolta, Inc.
+1 (408) 429 6058

Email Contact

Steve Jursa
The Hoffman Agency 
+1 (408) 975 3029

Email Contact 





Review Article Be the first to review this article
Featured Video
Jobs
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy