Media Alert: White Paper Details Speed-Power Benefits of DDC Transistor Technology Validated in ARM Processors and Memory Circuits

LOS GATOS, CA -- (Marketwired) -- Sep 26, 2013 --


What:
Controlling power consumption is the greatest challenge for chip designers. In the white paper entitled: "SuVolta's DDC Technology: A Complementary Technology to ARM Embedded Processors for Power Optimized Application," SuVolta describes significant power reduction results and operating speed (performance) enhancements demonstrated in a system-on-a-chip (SoC) test chip incorporating ARM Cortex-M0 processors and static random-access memory (SRAM). Elements of the white paper were published in a paper in the proceedings of the IEEE Custom Integrated Circuits Conference (CICC), held in San Jose, California, September 23 - 25, 2013.

Why:
The process technology used by the semiconductor industry for the past 40 years -- conventional bulk planar CMOS -- is hitting active and leakage power limits, and voltage scaling has stagnated at ~1 Volt for the past 10 years. Power dissipation has become the primary architectural limiter for mobile SoCs. The total power consumption in a SoC constrains both the thermal envelope and the battery life of mobile products.

One major implication of this barrier is manifested in the semiconductor industry's constant struggle to reduce power consumption and increase battery life of mobile devices without sacrificing performance or cost.

Deeply Depleted Channel™ (DDC) technology and DDC-optimized circuits and design techniques enable scaling (reduction) of two of the most critical transistor parameters -- scaling of supply voltage, and scaling of transistor size to the sub-20nm node. DDC technology applies across a wide range of integrated circuit (IC) products, including processors, memories, and SoCs that are critical to today's mobile products.

Who:
SuVolta, Inc.

Where:
The white paper can be access on SuVolta's web site at: http://www.suvolta.com/files/2513/7996/4535/SV_NK_P_130920_ARM_SuVolta_Whitepaper_Final.pdf.

When:
The white paper is available as of September 26, 2013.

Contacts:
Margo Westfall
SuVolta, Inc.
+1 (408) 429 6058

Email Contact

Steve Jursa
The Hoffman Agency 
+1 (408) 975 3029

Email Contact 





Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Teklatech: Work smart, Not hard
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
The 2017 International Test Conference at Fort Worth Convention Center Fort Worth TX - Oct 31 - 2, 2017
Embedded Systems Conference 2017 at Minneapolis Convention Center Minneapolis MN - Nov 8 - 9, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise