New Xilinx OTN SmartCORE IP for High Capacity Combined Ethernet and 100G OTN Switching Platforms and Packet-Optical Transport Systems

Company strengthens OTN Solutions Portfolio to address the growing gap between current ASSP and ASIC industry offerings

LONDON, Sept. 22, 2013 — (PRNewswire) —  Xilinx, Inc. (NASDAQ: XLNX) at ECOC 2013, today announced new OTN SmartCORE™ IP for high capacity combined Ethernet and 100G OTN switching platforms and Packet-Optical Transport Systems (P-OTS).  Xilinx's SmartCORE IP portfolio is a strategic deliverable in Xilinx's roadmap to deliver All Programmable solutions needed to create, differentiate and evolve intelligent 400G and Nx100G OTN solutions and OTN switching platforms with high availability, low latency, low jitter and high Quality of Service (QoS) requirements.

"Demand for higher and more efficient bandwidth utilization is driving the development of smarter networks based on OTN Switching. However, shortfalls in traditional ASIC and ASSP solutions threaten to stifle innovation," explained Gilles Garcia, director of Wired Communications at Xilinx, Inc. "With our expanded range of OTN Switching-optimized SmartCORE IP, Xilinx is making the investment needed to enable smarter P-OTS based networks, and thereby enabling customers to develop highly differentiated, compact, low power and All Programmable-based solutions, without compromising on performance or features."

The new OTN SmartCORE IP blocks are optimized for 7 series devices and include a group of comprehensive and environmentally agnostic APIs – available to abstract all common and complex functions to aid seamless integration into customer software: 

  • 100G 1 Stage Multiplexer/Demultiplexer SmartCORE IP– Ultra-compact traffic aggregator, supporting any combination of up to 80 channels of ODUj traffic muxed into or demuxed from a high order ODU4.
  • OIF compliant 100G SAR SmartCORE IP– 80 channel segmentation and reassembly core which packetizes ODUjs into packet flows. This enables ODU traffic to be switched through a packet switch fabric, facilitating Packet Optical Transport systems.
  • 100G ODUMon SmartCORE IP – A bi-directional IP block used to perform overhead insertion and extraction on up to 80 ODUj channels. Used in conjunction with the Xilinx 128ch OTN Overhead Processor, it enables PM Monitoring, TCM Monitoring and/or TCM Termination and Generation with consequent action insertion for up to 6 levels of TCM on each of the ODUj channels.

Availability
Xilinx SmartCORE OTN IP Cores for OTN switching will be available September 30th 2013. Please contact your local Xilinx sales representative for more information or visit http://www.xilinx.com/esp/wired/wired_ip_resources.htm.

About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.

#1330

#AAB851

© Copyright 2013 Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Xilinx


Silvia E. Gianelli                                                      

Christelle Moraga

408-626-4328

+44 1932 57 4626

Silvia.gianelli@xilinx.com 

christelle.moraga@xilinx.com

SOURCE Xilinx, Inc.

Contact:
Xilinx, Inc.
Web: http://www.xilinx.com




Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise