TSMC and Cadence Deliver 3D-IC Reference Flow for True 3D Stacking

SAN JOSE, CA -- (Marketwired) -- Sep 19, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS)

Highlights:

  • New reference flow enhances CoWoS™ (chip-on-wafer-on-substrate) chip design
  • Flow certified using a memory-on-logic design with a 3D stack

Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that TSMC has collaborated with Cadence to develop a 3D-IC reference flow which features innovative true 3D stacking. The flow, validated on a memory-on-logic design with a 3D stack based on a Wide I/O interface, enables multiple die integration. It incorporates TSMC 3D stacking technology and Cadence® solutions for 3D-IC, including integrated planning tools, a flexible implementation platform, and signoff and electrical/thermal analysis.

3D-IC technology enables companies to seek power/performance advances by opening up a new opportunity in addition to moving to advanced geometries. Offering several key benefits for engineers developing today's complex designs, 3D-ICs deliver higher performance, reduced power consumption, and smaller form factor. Today's announcement follows work the two 3D- IC leaders announced a year ago with the delivery of TSMC's CoWoS™ Reference Flow.

"We have worked closely with Cadence to enable true 3D chip development," said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. "With this new reference flow, our mutual customers can move forward confidently with 3D-IC development, knowing that their Cadence tool flow has been validated in silicon with 3D-IC test vehicles."

"3D-IC represents a dramatic new approach to product integration. It provides a new dimension to Moore's Law and requires a deep collaboration for a seamless enablement offering," said Dr. Chi-Ping Hsu, chief strategy officer and senior vice president of the digital and signoff group at Cadence. "This latest reference flow demonstrates real progress in our work with TSMC to make 3D chips not just viable, but an attractive option for addressing chip complexity."

Tools in the Cadence 3D-IC flow span digital, custom/analog and signoff technologies. They include Encounter® Digital Implementation System, Tempus™ Timing Signoff Solution, Virtuoso® Layout Editor, Physical Verification System, QRC Extraction, Encounter Power System, Encounter Test, Allegro® SiP, and Sigrity™ XcitePI/PowerDC.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.

© 2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Allegro, Encounter, Sigrity, Tempus, Virtuoso and the Cadence logo are trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Cadence Newsroom
408-944-7226

newsroom@cadence.com 





Review Article Be the first to review this article
Synopsys: Custom Compiler

ALDEC:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Reverie: All That Glitters is not Past
More Editorial  
Jobs
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Digital and FPGA Hardware Designer for Giga-tronics Incorporated at San Ramon, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Upcoming Events
DesignCon 2017 Conference Jan 31 - Feb 2, 2017, Santa Clara Convention Center, Santa Clara, CA at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
IPC/Apex Expo 2017, Feb 14-16, 2017, San Diego Convention Center, San Diego, CA at San Diego Convention Center San Diego CA - Feb 14 - 16, 2017
Zuken Innovation World 2017, April 24 - 26, 2017, Hilton Head Marriott Resort & Spa in Hilton Head Island, SC at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy