Real Intent to Exhibit at SNUG Designer Community Expo in Austin on Sept. 18

SUNNYVALE, CALIF. – Sept. 11, 2013 –  

Who

Real Intent, whose advanced verification solutions accelerate electronic design sign-off, eliminate complex failures in SoCs, and lead the market in performance, capacity, accuracy and completeness

What

Will exhibit its Ascent™ and Meridian™ products for advanced SoC sign-off  at the Synopsys® Designer Community Expo at the Synopsys Users Group (SNUG) Austin 2013 event next week. These best-in-class products include:

  • Ascent Lint, the industry’s fastest and lowest-noise RTL lint solution.
  • Ascent Implied Intent Verification (IIV) that automatically finds elusive bugs in RTL to improve verification efficiency substantially and detect up to 50-percent of design functional errors prior to testbench development and simulation.
  • Ascent X-Verification System (XV) that detects and isolates X-propagation issues early, in Verilog RTL, eliminating costly, painful gate-level debug and preventing hidden functional bugs from slipping through to silicon.
  • Meridian CDC, the fastest, highest capacity and most precise CDC solution in the market, and the only solution that enables all aspects of CDC sign-off.
  • Meridian Constraints, the best and most comprehensive constraint management solution in the market.

The SNUG Designer Community Expo (DCE) is a unique networking event featuring Synopsys and its ecosystem partners from across the electronics industry. At SNUG DCE, Synopsys users can interact with exhibitors and see the latest design enablement solutions spanning seven Designer Communities: Compute and Design Infrastructure, Custom Design and AMS Verification, FPGA, IC Design, IC Verification, IP, and System-Level Design. The event is open to all registered attendees of SNUG Austin.

When/Where

Wednesday, Sept. 18, 2013, 5-7 p.m.
Hilton Austin Hotel
500 East 4th Street, Grand Ballroom, Salon H, 6th Floor
Austin, TX 78701
512-482-8000

About Real Intent

Companies worldwide rely on Real Intent’s EDA software to accelerate early functional verification and advanced sign-off of electronic designs. Real Intent’s comprehensive CDC verification, advanced RTL analysis and sign-off solutions eliminate complex failure modes of SoCs, and lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.

Meridian and Ascent are trademarks of Real Intent, Inc. All other trademarks and trade names are the property of their respective owners.

Press contact:
Sarah Miller for Real Intent
ThinkBold Corporate Communications
231-264-8636
Email Contact




Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise