Lattice Just Made It Easier for OEMs to Introduce the Latest in MIPI Camera and Display Capabilities

HILLSBORO, OR -- (Marketwired) -- Aug 28, 2013 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced three new complete reference designs that will make it easier for electronic OEMs to deliver media-rich experiences to their end users by taking advantage of low-cost, industry-standard MIPI (Mobile Industry Processor Interface) camera, application processor, and display technologies. These latest FPGA-based reference designs from Lattice enable OEMs to quickly build and roll out next-generation products that are low cost, highly reliable, and consume low power as they deliver the latest in display, image and motion features.

Using these new reference designs, designers can use image sensors that are not designed for the mobile market. As an example, a high end smartphone could incorporate a DSLR type camera. In this case, the image sensor is bridged to a MIPI-based applications processor via a Lattice FPGA. The inverse is also true where MIPI-based components can be linked to non-MIPI based processors or SoCs.

"Increasingly, for OEMs to be competitive they need to provide end-users with a media-rich experience across all their electronic devices. To deliver on this, manufacturers would like to leverage mobile display, applications processor, or camera components, but the interfaces for these low cost system components often present a challenge," said Ted Marena, Director of Solutions Marketing at Lattice. "The fact is, until MIPI becomes the dominant interface for the broad market, customers are going to need a bridge between different interface technologies. Not only does Lattice provide the perfect FPGA technology to adapt to different interfaces, now we provide complete reference designs that make adding MIPI to any system an easy to achieve reality."

Marena will be a presenting at the Qualcomm Uplinq 2013 conference's Hardware Day on Sept. 3, where he'll talk about how Lattice's MIPI solutions enable designers to connect a broad range of display and camera components to the latest MIPI-based Snapdragon™ processors. For more information, please visit: www.uplinq.com/schedule/hardware-day.

Available Today
Given that every customer's system architecture is unique, each of the three new reference designs, as well as the previously announced CSI-2 receive bridge, includes a configuration form available on the Lattice web site that allows designers to specify the interfaces they need and receive an HDL netlist targeting a MachXO2™ or LatticeECP3™ FPGA. For more information, please visit www.LatticeSemi.com/MIPI or click on the links below:

  • MIPI DSI Transmit Bridge: Enables a Lattice FPGA to drive a DSI-receiving device such as a DSI display.

  • MIPI DSI Receive Bridge: Allows an application processor to interface to a screen that is not designed for mobile applications.

  • MIPI CSI-2 Transmit Bridge: Provides the conversion bridge logic required to enable an applications processor to interface to a non-CSI-2 image sensor.

  • MIPI CSI-2 Receive Bridge (previously announced): Allows a mobile CSI-2 image sensor to interface to an embedded image signal processor.

About Lattice Semiconductor
Lattice is a service-driven developer of innovative low cost, low power programmable design solutions. For more information about how our FPGA, CPLD and power management devices help our customers unlock their innovation, visit www.latticesemi.com. You can also follow us via Twitter, Facebook, or RSS.

Lattice Semiconductor Corporation, L (& design) Lattice Semiconductor, Lattice (& design), L (& design), LatticeECP3, and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.

MIPI is a licensed trademark of MIPI, Inc. in the U.S. and other jurisdictions.

GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.

Image Available: http://www2.marketwire.com/mw/frame_mw?attachid=2391071

Add to Digg Bookmark with del.icio.us Add to Newsvine





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise