Tabula Adds SystemVerilog Support to Stylus Compiler With Verific Design Automation Parser

ALAMEDA, CA -- (Marketwired) -- Aug 13, 2013 -- Verific Design Automation ( www.verific.com), provider of SystemVerilog, Verilog and VHDL parsers, today announced that Tabula ( www.tabula.com) has added Verific's SystemVerilog parser as front-end support to version 2.7.1 of its Stylus® compiler.

Tabula, advancing high-performance programmable logic solutions for network infrastructure systems, announced that its recently released version of the Stylus compiler can process code written with SystemVerilog syntax through the use of the SystemVerilog parser.

"Verific's SystemVerilog and VHDL parsers are among the best architected and implemented software packages in EDA," says Karen Pieper, Tabula's director of software, who has extensive experience parsing Verilog and VHDL. "Our upgrade from Verilog to SystemVerilog went extremely smoothly."

Rob Dekker, Verific's founder and chief technology officer, expressed his congratulations to Tabula on adding SystemVerilog support to the Stylus compiler and remarks, "Over the years, we have developed a close working relationship with Tabula that we value."

"Through our successful and longstanding partnership with Verific, we were able to offer SystemVerilog functionality and support to our customers quickly," adds Steffan Rochel, vice president of software development at Tabula. "Verific's R&D team operates as a seamless extension of our own team and through our combined level of expertise, we will continue to deliver breakthrough products to our customers."

Verific's software serves as the front end to a wide range of EDA and field programmable gate array (FPGA) tools for analysis, simulation, verification, synthesis, emulation and test of register transfer level (RTL) designs. Verific's Parser Platform includes support for SystemVerilog, Verilog, VHDL and UPF, and provides C++ and Perl application programming interfaces (APIs). Verific's software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux and Windows operating systems.

About Verific Design Automation
Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides parsers and elaborators for SystemVerilog, Verilog and VHDL. Verific's software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: Email Contact. Website: www.verific.com. Follow Verific on Facebook: http://www.facebook.com/pages/Verific-Design-Automation/100448363329771.

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins
Public Relations for Verific
(617) 437-1822

Email Contact 





Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise