MStar Licenses Tensilica IP Core From Cadence

SAN JOSE, CA -- (Marketwired) -- Jul 30, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that MStar Semiconductor, Inc., a leading semiconductor company for display and digital home solutions, has licensed the Tensilica® Xtensa® DPU (dataplane processor unit) for a new SOC (system on chip) design for the home entertainment and home networking market segments. MStar utilized the customization capabilities of the Xtensa DPU to add application-specific interfaces and instructions which optimized the Xtensa core for the best performance and lower power.

"By leveraging the capabilities of the Xtensa DPU, we were able to better optimize our design for higher efficiency," stated WK Chia, Vice President of Research and Development, MStar. "As a result, we were able to further enhance our home entertainment platform and provide our customers with more cost-efficient solutions."

"MStar used our Verilog-like DPU customization capability to optimize their Xtensa core," stated Jack Guedj, corporate vice president, SoC Realization Group at Cadence. "This has enabled MStar to achieve significant performance improvement over other standard signal processing cores."

About Cadence
Cadence (NASDAQ: CDNS) enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.

© 2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Tensilica, Xtensa and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact 





Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

True Circuits:

Featured Video
Jobs
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy