Allegro DVT Improves its HEVC Decoder Silicon IP with 10 Bit Support

GRENOBLE, France, July 19, 2013 — (PRNewswire) —

Developed to compress 4K and high resolution video contents, the next generation video standard: HEVC/H.265 brings fifty percent bitrate saving compared to content encoded with H.264/AVC.

Requirement of TV broadcasting for carrying 4K and ultra-high definition content is now driving the adoption of the HEVC (High Efficiency Video Coding) standard.

This demand for devices supporting HEVC is growing fast, and Allegro DVT is ready with the industry's first fully compliant HEVC decoding IP that supports both Main and Main10 profiles. The Main10 profile was specifically designed to improve 4K content video quality thanks to 10 bit color depth support.

Our HEVC Decoding IP is available today, runs real-time on FPGA and can be immediately delivered to any customer wishing for 4K enabled products. We see that 4K content will drive the market of next-generation ultra HD television displays (UHDTV) and content capture systems. Our customers have an immediate requirement for HEVC into System on Chip (SoC), which we are ready to address with our HEVC Decoding IP.

One of the major innovations in the HEVC standard, is the introduction of several tools to parallelize processing, such as "dependent slices", "tiles" and "wavefront parallel processing". Our HEVC Decoding IP is based on a scalable and unique multi-core architecture, supporting any combination of these parallel processing tools. This unique decoder architecture removes all constraints on the encoders and ensures interoperability with all types of parallelized encoding.

The HEVC Decoding IP core is designed to be easily integrated in all next generation SoC devices requiring exceptional performance while maintaining a very low operating frequency and high level of power savings.

Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder silicon (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.

For more information, visit Allegro DVT's Website ( ).


Allegro DVT
For information or a live demonstration of our HEVC Decoder IP, please contact us at Email Contact Phone: +33-4-76-42-66-85 ext. 011

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Sr. staff ASIC Design Engineer -2433 for Microchip at San Jose, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
SENIOR ASIC Design Engineer for TiBit Communications at Petaluma, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy