Aldec Verifies Compatibility of Northwest Logic’s PCI Express Cores with HES-7™ SoC/ASIC Prototyping Platform

Henderson, Nevada – July 11, 2013 –  Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification solutions, today announced that engineers incorporating high-speed PCI Express data transmission into their SoC and ASIC designs can accelerate their time-to-market utilizing  Northwest Logic PCI Express IP Cores with Aldec’s HES-7™ prototyping platform.

“Northwest Logic’s PCI Express IP cores enable designers to quickly create PCI Express-based SoC designs for a variety of markets including embedded applications, server development, communications, and more,” said Aldec HES-7 product engineer, Bill Tomas, “The combination of Northwest Logic’s pre-verified PCI Express IP Cores with the high-speed capabilities of the HES-7 enables design teams to reduce system verification time and the risks of silicon re-spins”.

The  HES-7 SoC/ASIC Prototyping Platform is a scalable FPGA-based solution for hardware and software teams developing SoC and ASIC designs up to 96 million ASIC gates. Utilizing the latest in FPGA technology with the Xilinx® Virtex®-7 family and Zynq™ SoC, HES-7 provides support for ARM® Cortex™-based designs with several media interfaces available on-board including: Ethernet, Wi-Fi, Bluetooth, HDMI, and more. HES-7 also has a PCI Express finger available on-board and is able to handle PCI Express Gen2 and Gen31 designs for up to 8 Gb/s serial data rate.

Northwest Logic’s  PCI Express Solution provides a robust and proven platform for developing PCI Express 3.0/2.1/1.1 based products. This high-performance, easy-to-use solution includes a controller core (Expresso 3.0 Core), DMA core (Expresso DMA Core), and drivers (Expresso DMA Drivers).

“HES-7 provides a lot of capability in a little package,” said Northwest Logic’s president, Brian Daellenbach, “The dual Virtex-7 2000T and ARM support, in combination with the Northwest Logic PCIe Cores, enable large SoC, PCIe-based designs to be quickly prototyped with a minimum of design partitioning”.

About Aldec  

Aldec, Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite, including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions.  www.aldec.com

About Northwest Logic

Northwest Logic, founded in 1995 and located in Beaverton, Oregon, provides high-performance, silicon-proven, easy-to-use IP cores including high-performance  PCI Express solution (PCI Express 3.0, 2.1 and 1.1 cores and drivers),  Memory Interface Solution (DDR4/3/2, LPDDR3/2 SDRAM; RLDRAM 3/II), and  MIPI Solution (CSI-2, DSI). These solutions support a full range of platforms including ASICs, Structured ASICs and FPGAs. For additional information, visit  www.nwlogic.com.

1 Requires Kintex-7 Device with FF Package


Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.

Media Contacts: Aldec, Inc.                               
Christina Toole, Corporate Marketing Manager
+ (702) 990-4400 
Email Contact
  Northwest Logic, Inc. 
Vinitha Seevaratnam, Product Marketing Engineer 
+(503) 533-5800 ext. 308



Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise