Airics and HDL Design House introduce the Latest Trends in Verification of FPGA & ASIC

When/Where:

June 13th, 2013
9.00 - 12.30

Memory Hotel, konferensrum Kaptenen
Borgarfjordsgatan 3
164 25 Kista

Visit Airics: www.airics.se

Agenda and Speakers' Topics:

9.00 am - 9.15 am Introduction of Airics and HDL Design House
Ulf Orrebrink, Airics General Manager and co-founder

9.15 am - 10.00 am HDL Design House Products and Services Overview
Bogdan Bizic, HDL Desgin House Managing Director

10.00 am - 10.45 am Background, Motivation & Trends in Verification
Olivera Stojanovic, Senior Staff Verification Engineer

10.45 am - 11.00 am Coffee Break

11.00 am - 11.45 am HDL Design House Verification Flow and Experience
Olivera Stojanovic, Senior Staff Verification Engineer

11.45 am - 12.00 pm Q&A

12.00 pm - 12.30 pm Lunch




Review Article Be the first to review this article
Synopsys: Custom Compiler


Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
Automotive E/E Architecture China Conference at Shanghai China - May 25 - 26, 2017
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
ClioSoft
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy