Airics and HDL Design House introduce the Latest Trends in Verification of FPGA & ASIC

When/Where:

June 13th, 2013
9.00 - 12.30

Memory Hotel, konferensrum Kaptenen
Borgarfjordsgatan 3
164 25 Kista

Visit Airics: www.airics.se

Agenda and Speakers' Topics:

9.00 am - 9.15 am Introduction of Airics and HDL Design House
Ulf Orrebrink, Airics General Manager and co-founder

9.15 am - 10.00 am HDL Design House Products and Services Overview
Bogdan Bizic, HDL Desgin House Managing Director

10.00 am - 10.45 am Background, Motivation & Trends in Verification
Olivera Stojanovic, Senior Staff Verification Engineer

10.45 am - 11.00 am Coffee Break

11.00 am - 11.45 am HDL Design House Verification Flow and Experience
Olivera Stojanovic, Senior Staff Verification Engineer

11.45 am - 12.00 pm Q&A

12.00 pm - 12.30 pm Lunch




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec Simulator Evaluate Now

Featured Video
Jobs
RF IC Design Engineering Manager for Intel at Santa Clara, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise