Berkeley Design Automation Announces Analog FastSPICE™ Mega

Silicon-Accurate Circuit Simulator for Memories & Other Mega-Scale Array-based Circuits

SANTA CLARA, Calif. — (BUSINESS WIRE) — May 29, 2013 — Berkeley Design Automation, Inc., provider of nanometer circuit verification, today announced the availability of the Analog FastSPICE Mega (AFS Mega™) silicon-accurate circuit simulator for memories and other mega-scale array-based circuits such as CMOS image sensors. AFS Mega extends the company’s foundry-certified Analog FastSPICE™ Platform with the capacity, performance, and features required for mega-scale array verification and characterization into FinFET-based process nodes.

Mega-scale arrays dominate the silicon area in most nanometer-scale integrated circuits (ICs) including system-on-chip ICs with embedded SRAM, memory ICs (e.g., SRAM, flash, DRAM, and ROM), and CMOS image sensors (CIS). All such applications are extremely cost and power sensitive, requiring six-sigma bit-cell yield. Yet design teams have had to settle for digital fastSPICE tools that have several percentage point inaccuracy in order to simulate full circuits at the transistor level. Using inaccurate simulation requires building in at least as much circuit margin to ensure meeting specifications in silicon or risking extremely expensive respins. The move to sub-20 nanometer and 16 nanometer FinFET-based process nodes with multiple patterning and increased variation and device noise exacerbates the problems.

Analog FastSPICE Mega is a silicon-accurate circuit simulator for circuits with mega-scale arrays. Unlike existing digital fastSPICE tools that sacrifice accuracy via partitioning, event simulation, netlist simplification, and table-lookup models, and other shortcuts, AFS Mega delivers foundry certified accuracy on up to 100M-element arrays. AFS Mega features unique capabilities to robustly, accurately and quickly handle pre-layout and post-layout mega-scale arrays; providing the silicon-accurate time, voltage, frequency and power resolution, and doing so faster than legacy digital fastSPICE tools. And unlike legacy tools that require extensive tuning – often for each block, each unique configuration, and each set of unique operating conditions – with its superior accuracy, AFS Mega does not require any such tuning.

“Mega-scale arrays now dominate many leading-edge ICs, but it has been impossible for companies to accurately verify or characterize them prior to silicon,” said Ravi Subramanian, President and CEO of Berkeley Design Automation. “Delivering the first silicon-accurate circuit simulator for such circuits is an important milestone for the entire semiconductor industry. It will enable markedly lower cost and lower power circuits with far less work and risk.”

“Designing at advanced FinFET-based process nodes places stringent new requirements on simulation tools for memory designers,” said Sreedhar Natarajan, TSMC Director, Memory Solutions Division, Design and Technology Platform. ”Silicon-accurate memory performance-and-power characterization, including all physical effects, is now essential to ensure meeting the specifications of the ultra-complex chips that will be built in these advanced nodes. FastSPICE tools that sacrifice accuracy are no longer adequate, and yet we cannot give up on simulation performance or capacity. Now we really do need it all: silicon accuracy, maximum performance and mega-scale capacity.”

The Analog FastSPICE Platform provides faster circuit verification for nanometer analog, RF, mixed-signal, and custom digital circuits certified at TSMC 20nm. For circuit characterization, the AFS Platform includes comprehensive silicon-accurate device noise analysis and delivers near-linear performance scaling with the number of cores. For large circuits it delivers >10M-element capacity, near-SPICE-accurate simulation, and accurate mixed-signal simulation. Available licenses include AFS circuit simulation, AFS Mega, AFS Nano, AFS Transient Noise Analysis, AFS RF Analyses, AFS Co-Simulation, AFS AMS, and ACE.

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in nanometer circuit verification. The company combines the world’s fastest nanometer circuit verification platform, Analog FastSPICE, with exceptional application expertise to uniquely address nanometer circuit design challenges. More than 100 companies rely on Berkeley Design Automation to verify their nanometer-scale circuits. Berkeley Design Automation has received numerous industry awards and is widely recognized for its technology leadership and contributions to the electronics industry. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., NTT Corp., IT-Farm, and MUFJ Capital. For more information, visit

Analog FastSPICE, AFS Mega, AFS Nano, ACE, and WaveCrave are trademarks of Berkeley Design Automation, Inc. Berkeley Design and BDA are registered trademarks of Berkeley Design Automation, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.


PR for Berkeley Design Automation – Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
Verific: SystemVerilog & VHDL Parsers

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy