MEDIA ALERT: Cadence Issues Call for Papers for MemCon 2013

SAN JOSE, CA -- (Marketwired) -- May 23, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS)

WHO:
Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, is issuing a call for papers to be presented at MemCon 2013.

WHAT:
MemCon, the memory industry's premier technical and ecosystem event, showcases the thought leaders driving advances in memory technology.

After a successful return in 2012, MemCon will be held August 6, 2013 at the Santa Clara Convention Center. Targeting decision makers and innovators in memory, systems integration, IP development, semiconductor design, and SoC development, MemCon offers insights into advanced technologies and standards, as well as opportunities to network with industry leaders.

The call for papers is now open! Submit your Abstract

Cadence is seeking presentations and papers on topics that illustrate users' knowledge and expertise in memory design and architecture. Hot topics for 2013 include:

  • Emerging Memories
  • Memory Subsystems
  • DRAM - DDR4 & LPDDR4

For guidelines on how to prepare your abstract and for content tips, click here.

WHEN:
Deadline for paper submission is May 30, 2013

WHERE:
Selected papers will be presented at MemCon 2013:

August 6, 2013
Santa Clara Convention Center
5001 Great America Parkway
Santa Clara, CA 95054

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Mariel Firmacion
Cadence Design Systems, Inc.
(408) 944-7039

Email Contact 





Review Article Be the first to review this article
 True Circuits: IOT PLL

Aldec Simulator Evaluate Now

Featured Video
Jobs
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for intersil at Morrisville, NC
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise