Verific Invites Design Automation Conference Attendees to “Build Your Own RTL Tools” AT DAC BOOTH #2141

Will Demonstrate SystemVerilog, VHDL Parsers with Easy-to-Use C++, Perl APIs

ALAMEDA, CALIF. –– May 22, 2013

WHO: Verific Design Automation (www.verific.com), provider of SystemVerilog, Verilog and VHDL parsers

WHAT: Invites attendees, especially computer-aided design (CAD) managers and system-on-chip (SoC) designers, to Booth #2141 during the 50th Design Automation Conference (DAC). They will learn how they can build their own one-of-a-kind EDA tools with industry-standard SystemVerilog or VHDL front-ends from Verific, using C++ or Perl application program interfaces (APIs).

WHEN: Monday, June 3, through Wednesday, June 5, from 9 a.m. until 6 p.m. daily

WHERE: Austin Convention Center, Austin, Texas. Look for the giraffe to locate the Verific Booth #2141.

Twenty-five other DAC exhibitors selected Verific’s parsers and elaborators to serve as their SystemVerilog, Verilog, VHDL and UPF software to serve as the front end for their EDA and FPGA analysis, simulation, verification, synthesis, emulation and test tools.

For more information about Verific, go to: www.verific.com.

The entire 50th DAC program can be found at: www.dac.com.

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides parsers and elaborators for SystemVerilog, Verilog and VHDL. Verific’s software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif.  94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: Email Contact. Website:  www.verific.com. Follow Verific on Facebook: http://www.facebook.com/pages/Verific-Design-Automation/100448363329771.

###

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins                                        
Public Relations for Verific                                
(617) 437-1822
Email Contact   



Read the complete story ...


Review Article Be the first to review this article
 True Circuits: IOT PLL

Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise