Verific Invites Design Automation Conference Attendees to “Build Your Own RTL Tools” AT DAC BOOTH #2141

Will Demonstrate SystemVerilog, VHDL Parsers with Easy-to-Use C++, Perl APIs

ALAMEDA, CALIF. –– May 22, 2013

WHO: Verific Design Automation (www.verific.com), provider of SystemVerilog, Verilog and VHDL parsers

WHAT: Invites attendees, especially computer-aided design (CAD) managers and system-on-chip (SoC) designers, to Booth #2141 during the 50th Design Automation Conference (DAC). They will learn how they can build their own one-of-a-kind EDA tools with industry-standard SystemVerilog or VHDL front-ends from Verific, using C++ or Perl application program interfaces (APIs).

WHEN: Monday, June 3, through Wednesday, June 5, from 9 a.m. until 6 p.m. daily

WHERE: Austin Convention Center, Austin, Texas. Look for the giraffe to locate the Verific Booth #2141.

Twenty-five other DAC exhibitors selected Verific’s parsers and elaborators to serve as their SystemVerilog, Verilog, VHDL and UPF software to serve as the front end for their EDA and FPGA analysis, simulation, verification, synthesis, emulation and test tools.

For more information about Verific, go to: www.verific.com.

The entire 50th DAC program can be found at: www.dac.com.

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides parsers and elaborators for SystemVerilog, Verilog and VHDL. Verific’s software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif.  94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: Email Contact. Website:  www.verific.com. Follow Verific on Facebook: http://www.facebook.com/pages/Verific-Design-Automation/100448363329771.

###

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins                                        
Public Relations for Verific                                
(617) 437-1822
Email Contact   



Read the complete story ...


Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Staff Software Engineer - (170059) for brocade at San Jose, CA
Verification Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy