Blue Pearl Software Joins Mentor OpenDoor Program

Santa Clara, California – May 21-- Blue Pearl Software, the provider of EDA software that accelerates FPGAverification, today announced it has joined the OpenDoor program of Mentor Graphics.

“ Mentor Graphics strongly believes that EDA providers need to ensure a smooth data flow between their tools,” said Rajeev Sehgal, Product Line Director for Precision Synthesis, Mentor Graphics Corporation “Our collaboration with Blue Pearl Software will minimize the customer’s FPGA design flow iterations and increase early design productivity to help meet their time-sensitive product schedules."

Blue Pearl Software’s collaboration with Mentor Graphics offers an optimized flow that works with Mentor’sPrecision Synthesis software. Verilog, VHDL and SystemVerilog designers can automatically generate an exhaustive set of constraints that address false and multi-cycle paths that are compatible with Mentor’s synthesis flow. With a rich feature set that includes advanced optimizations, award-winning analysis, and industry-leading language support, Mentor’s Precision Synthesis product enables vendor-independent design, accelerates time to market, and delivers superior quality of results.

“As our customer base grows we are seeing increasing demand for powerful FPGA synthesis tools,” noted Shakeel Jeeawoody, Vice President Marketing, Blue Pearl Software. “The Blue Pearl Software technologyautomates a critical and time-consuming aspect of timing closure and this collaboration with Mentor Graphics will boost design productivity in major FPGA design flows.”

The Blue Pearl Software Suite works with the Xilinx Vivado Design Suite running on Windows platforms. It includes linting, CDC analysis and automatic SDC generation. Its generated SDCs drive the efficiency of the synthesis and place and route phases of FPGA design implementation, and reduce iterations and overall design time. Its Visual Verification Environment™ makes it easy to use.

About Blue Pearl Software

Blue Pearl Software, Inc. provides EDA software that accelerates RTL signoff for FPGA designs. Thecompany’s Blue Pearl Software Suite checks RTL designs for functional errors and automatically generatescomprehensive and accurate Synopsys Design Constraints (SDC) to improve quality of results (QoR) and reduceFPGA design risks.Visit Blue Pearl Software at http://www.bluepearlsoftware.com.


Contact:

Shakeel Jeeawoody,
Blue Pearl Software,
Tel: +1- 408.961.0121,
Email Contact 




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Design Verification Engineer for intersil at Morrisville, NC
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Applications Engineer for intersil at Palm Bay, FL
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
DVCon US 2018 at Double Tree Hotel San Jose CA - Feb 26 - 1, 2018
5th EAI International Conference on Big data and Cloud Computing Challenges at Vandalur, Kelambakkam high road chennai Tamil Nadu India - Mar 8 - 9, 2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise