Oasys Announces Floorplan Compiler

Creates Floorplan from RTL in Days that Meets Constraints as Initial Guidance to P&R Teams

SANTA CLARA, Calif. — (BUSINESS WIRE) — May 20, 2013 — Oasys Design Systems announced the immediate availability of Floorplan Compiler in the Oasys RealTime suite of physical RTL exploration and synthesis tools. Synthesis engineers, architects and RTL designers can now create a floorplan directly from the RTL that is aware of the designs dataflow and also meets timing, power, area and congestion constraints. The resulting floorplan can then be fed forward as initial guidance to physical design teams. Oasys RealTime Floorplan Compiler has been production proven over the last four years, but until now has not been available as a separate tool.

Reduces Time to get Initial Floorplan from 4-6 weeks to a Few Days

The ability of Floorplan Compiler to take into consideration regions, fences, blockages and other physical guidance using the advanced floorplan editing tools enables engineers to take an initially compiled floorplan from Oasys, make changes and then re-compile it with the new constraints to keep getting improved versions multiple times per day. “One of the time consuming tasks of the SoC and ASIC design implementation phase is getting a good quality initial floorplan,” stated Scott Seaton, CEO at Oasys. “Oasys RealTime Floorplan Compiler helps our customers reduce the cycle time for this task from 4-6 weeks down to a few days.”

Optimization at the RTL Level and Placement First Methodology

“The uniqueness of Oasys’ RealTime physical synthesis engine is that it optimizes at the RTL level utilizing a placement first methodology,” stated Paul Van Besouw, CTO at Oasys. “This enables Floorplan Compiler to concurrently optimize RTL partitions for the designs dataflow and automatically place macros, pins and pads to come up with a high quality floorplan for the constraints given.”

Plugs into Existing Design Flows

Oasys RealTime Floorplan Compiler takes in standard synthesis inputs and physical guidance if available to create an optimized floorplan. The output is a standard floorplan DEF file which can either be fed into traditional synthesis tools or place & route tools as an initial floorplan to reduce implementation time.

Oasys RealTime Floorplan Compiler is available immediately as an option in the Oasys RealTime suite of design for implementation (DFI) tools. Click here to learn more. Oasys will be demonstrating Floorplan Compiler at the Design Automation Conference (DAC) from June 3-5 in Austin at booth 1231. Click here to request a private presentation and demo in our suite.

About Oasys Design Systems

Oasys Design Systems is a private electronic design automation (EDA) supplier specializing in design for implementation (DFI) tools to reduce the time it takes to implement SoC & ASIC designs. Oasys corporate headquarters is located at 3250 Olcott Street, Suite 105, Santa Clara, Calif. 95054. Telephone: (408) 855-8531. Facsimile: (408) 855-8537. Email: Email Contact. For more information, visit: www.oasysdesign.com.

Oasys, Oasys RealTime and Oasys RealTime Floorplan Compiler are trademarks of Oasys Design Systems. All other trademarks are the property of their respective owners.



Contact:

Oasys Design Systems
Scott Seaton, 408-855-8531
Email Contact




Review Article Be the first to review this article
Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise