sureCore Receives £250K SMART Award to Prototype Its Low Power SRAM Technology

SHEFFIELD, England — (BUSINESS WIRE) — May 15, 2013sureCore Ltd has announced that it has secured a Technology Strategy Board SMART award of £250K to help realise the company’s low power SRAM technology in a leading edge next generation silicon process node.

Working with the major foundries developing FDSOI and FinFET technologies, the grant will be used to contribute to the development of a demonstrator chip that will be used to showcase sureCore’s patented array control and sensing scheme, which significantly lowers active power consumption. Through a combination of detailed analysis and using advanced statistical models sureCore has designed an SRAM memory consuming less than half the power of existing solutions.

Paul Wells, CEO of sureCore, commented “We are pleased that the TSB has recognised the potential of our technology by awarding this grant. We have proven the technology in simulation but to fully characterise and demonstrate its benefits implementation in silicon is a must. This is a critical next step in demonstrating the value of our IP to our customers.”

About sureCore

sureCore Ltd is a semiconductor IP company based in Sheffield UK focusing on low power physical IP for next generation silicon process technologies. sureCore is developing low power and variability tolerant design techniques that are applicable to a wide range of IP solutions. Initially focused on SRAM, sureCore IP will help SoC developers meet both the power and manufacturability constraints posed by leading edge process nodes.


Paul Wells
CEO, sureCore Ltd
Email Contact
+44 7799 335 992
Oliver Davies
Director, Publitek Technology PR
Email Contact
+44 1225 470 000

Review Article Be the first to review this article

Featured Video
Applications Engineer for intersil at Palm Bay, Florida
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Design Verification Engineer for intersil at Morrisville, North Carolina
Upcoming Events
Decoding Formal Club Meeting Featuring Formal Talks by ArterisIP and Cisco at 2099 Gateway Place, Suite 560 San Jose CA - Mar 20, 2018
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise