Achronix Tapes Out Industry's First FinFET-based System-on-Chip Using Synopsys' IC Compiler and IC Validator

Synopsys Uniquely Proven for the Emerging New Wave of FinFET-based Process Technology

MOUNTAIN VIEW, Calif., May 13, 2013 — (PRNewswire) —

Highlights

  • Achronix standardizes on Synopsys' IC Complier for design, and IC Validator for verification
  • Synopsys tools used in production for first commercial FinFET-based design
  • Latest tool enhancements enable support for all emerging FinFET requirements

Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced that Achronix Semiconductor has successfully used both Synopsys' IC Compiler physical design and IC Validator physical verification solutions to sign off its Speedster22i® FPGA – the industry's first system-on-chip (SoC) design using FinFET transistors. Enabled by FinFET technology, Achronix's Speedster22i promises significant power, performance and cost benefits relative to competitive offerings. Synopsys' IC Compiler physical implementation tool has been enhanced to support correct-by-construction implementation of all FinFET-specific design rules, while the IC Validator physical verification tool used foundry rule decks to enable fast, accurate verification of FinFET-based SoCs and extraction of new FinFET device parameters. IC Compiler and IC Validator are now the standard solutions for place-and-route, design-rule-checking (DRC), and layout-vs.-schematic (LVS) checking in Achronix's design flow.

"Our experience with a 22-nanometer test chip impressed us with Synopsys' ability to handle the complex technology requirements demanded by our FinFET-based process," said Rahul Nimaiyar, vice president of hardware engineering at Achronix. "The quality of layout results as well as the excellent multi-CPU scalability of DRC and the high productivity of LVS debug make Synopsys the best physical implementation solution on the market for FinFET designs."

Synopsys' FinFET-ready Design Tools

Conventional approaches to continually shrink the conductive channel length of flat or planar transistors are facing serious limitations. In order to achieve acceptable switching performance, shorter conductive channel lengths tend to place additional burden on power and voltage. FinFET technology features non-planar (3D) transistor channels that wrap around a raised silicon "fin." FinFETs can be driven by a lower supply voltage and can switch transistors off completely, thereby reducing leakage and dynamic power consumption. Additionally, FinFETs can be switched on and off more rapidly, which increases maximum IC performance. 

The shift from planar to FinFET-based 3D transistors is a significant change that requires close technical collaboration between tool developers, foundries and early adopters to deliver a strong solution. Synopsys' FinFET-ready IC Compiler physical design tool provides complete coverage for advanced routing rules and double patterning requirements. IC Validator has been enhanced to support all new FinFET-specific DRC checks, such as fin-to-fin spacing and fin-width. It can also extract new device parameters, such as the fin gate's series resistance and the impact of neighboring layout structures of a FinFET's electrical parameters.

"Having been successfully applied in early production designs using FinFET technology, IC Compiler and IC Validator are uniquely positioned as the silicon manufacturing industry moves to FinFET technology," said Antun Domic, senior vice president and general manager of Synopsys' Implementation Group.  "We will continue to work with Achronix and other leading customers and foundries to maintain the demonstrated advantages of Synopsys in both design and verification applications."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, its software, IP and services help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at www.synopsys.com.

Editorial Contacts:
Sheryl Gulizia
Synopsys, Inc.
650-584-8635
Email Contact

Lisa Gillette-Martin
MCA, Inc.
650-968-8900 ext. 115
Email Contact

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
Achronix
Web: http://www.synopsys.com




Review Article Be the first to review this article
CST Webinar Series

EMA:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Retail Therapy: Jump starting Black Friday
Peggy AycinenaIP Showcase
by Peggy Aycinena
REUSE 2016: Addressing the Four Freedoms
More Editorial  
Jobs
Principal Circuit Design Engineer for Rambus at Sunnyvale, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
AE-APPS SUPPORT/TMM for EDA Careers at San Jose-SOCAL-AZ, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
ACCOUNT MANAGER MUNICH GERMANY EU for EDA Careers at MUNICH, Germany
Upcoming Events
2016 IEEE International Electron Devices Meeting at Hilton San Francisco Union Square 333 O’Farrell Street San Francisco CA - Dec 3 - 7, 2016
Zuken Innovation World 2017, April 24 - 26, 2017, Hilton Head Marriott Resort & Spa in Hilton Head Island, SC at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy