Oasys Announces Parallel Equivalency Checking

Performance Scales Linearly with the Number of Processors Used

SANTA CLARA, Calif. — (BUSINESS WIRE) — May 13, 2013 — Oasys Design Systems announced today the immediate availability of Oasys RealTime Parallel EC (equivalency checking).

“Oasys engineers started with a production proven EC technology then raised the bar in 3 dimensions – speed, scalability and simplicity – over competing products to create a truly compelling solution for synthesis verification,” stated Scott Seaton, President and CEO at Oasys. Hierarchical support, automatic partitioning and parallel multi-processing technology enable simultaneous verification of sub-blocks, providing performance that scales linearly with the number of processors. The hierarchical top down approach also provides the capacity to perform equivalency checking on an entire chip at once. Integration with Oasys RealTime synthesis makes RTL to gate level EC for synthesis verification as simple as pushing a button.

“To give an idea of the type of performance Oasys RealTime Parallel EC can deliver. It verified a 4.7 million instance design in approximately 2 hours using 10 processors,” stated Paul Van Besouw, CTO at Oasys. For more information on Oasys RealTime Parallel EC, including benchmark times for various size designs utilizing different numbers of processors click here.

Oasys RealTime Parallel EC is available immediately as an add-on option to the Oasys RealTime suite of design for implementation (DFI) tools.

About Oasys Design Systems

Oasys Design Systems is a private electronic design automation (EDA) supplier specializing in design for implementation (DFI) tools which ensure RTL is ready for implementation. Oasys corporate headquarters is located at 3250 Olcott Street, Suite 105, Santa Clara, Calif. 95054. Telephone: (408) 855-8531. Facsimile: (408) 855-8537. Email: Email Contact. For more information, visit: www.oasysdesign.com.



Contact:

Oasys Design Systems
Scott Seaton, 408-855-8531 ext. 306
Email Contact




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy