Oasys Announces Parallel Equivalency Checking

Performance Scales Linearly with the Number of Processors Used

SANTA CLARA, Calif. — (BUSINESS WIRE) — May 13, 2013 — Oasys Design Systems announced today the immediate availability of Oasys RealTime Parallel EC (equivalency checking).

“Oasys engineers started with a production proven EC technology then raised the bar in 3 dimensions – speed, scalability and simplicity – over competing products to create a truly compelling solution for synthesis verification,” stated Scott Seaton, President and CEO at Oasys. Hierarchical support, automatic partitioning and parallel multi-processing technology enable simultaneous verification of sub-blocks, providing performance that scales linearly with the number of processors. The hierarchical top down approach also provides the capacity to perform equivalency checking on an entire chip at once. Integration with Oasys RealTime synthesis makes RTL to gate level EC for synthesis verification as simple as pushing a button.

“To give an idea of the type of performance Oasys RealTime Parallel EC can deliver. It verified a 4.7 million instance design in approximately 2 hours using 10 processors,” stated Paul Van Besouw, CTO at Oasys. For more information on Oasys RealTime Parallel EC, including benchmark times for various size designs utilizing different numbers of processors click here.

Oasys RealTime Parallel EC is available immediately as an add-on option to the Oasys RealTime suite of design for implementation (DFI) tools.

About Oasys Design Systems

Oasys Design Systems is a private electronic design automation (EDA) supplier specializing in design for implementation (DFI) tools which ensure RTL is ready for implementation. Oasys corporate headquarters is located at 3250 Olcott Street, Suite 105, Santa Clara, Calif. 95054. Telephone: (408) 855-8531. Facsimile: (408) 855-8537. Email: Email Contact. For more information, visit: www.oasysdesign.com.



Contact:

Oasys Design Systems
Scott Seaton, 408-855-8531 ext. 306
Email Contact




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Fall Schedule: A Host of Must-attends
More Editorial  
Jobs
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy