Blue Pearl Software Announces New Distributor for Taiwan

SAN JOSE, Calif. — (BUSINESS WIRE) — April 18, 2013Blue Pearl Software, Inc, the provider of RTL Signoff EDA software for FPGAs, announced the appointment of Kaviaz Technology Co., Ltd as its distributor in Taiwan. The Kaviaz team will provide sales and technical support of the popular Blue Pearl Software Suite in Taiwan.

"Blue Pearl Software is excited to partner with Kaviaz Technology – they are a recognized leader in Taiwan for their technical skills and technical relationship management," said Roger Bitter, Vice President Worldwide Sales, Blue Pearl Software. "Our customers will benefit from Kaviaz’s strong values to pursue the spirit of service."

The Blue Pearl Software Suite works with the Xilinx Vivado Design Suite running on Windows platforms. It includes linting, CDC analysis and automatic SDC generation. Its generated SDCs drive the efficiency of the synthesis and place and route phases of FPGA design implementation, and reduce iterations and overall design time. Its Visual Verification Environment™ makes it easy to use.

The company’s collaboration with Synopsys offers an optimized flow that works with Synopsys’ Synplify Pro FPGA synthesis software. Verilog, VHDL and SystemVerilog designers can automatically generate an exhaustive set of constraints that address false and multi-cycle paths that are compatible with Synopsys’ synthesis flow.

For information, on Blue Pearl’s longest path analysis, please click here to read our article Find and Analyze the Longest Combinational Paths, Meet Performance Goals.

About Kaviaz Technology

Kaviaz Technology Co., Ltd was established during 2008 for the purpose of providing the best support possible to high tech companies in Taiwan. With our dedicated support, we are successful in representing many EDA and IP companies in Taiwan.

Visit Kaviaz at www.kaviaztech.com

About Blue Pearl Software

Blue Pearl Software, Inc. provides RTL Signoff software that uses new and innovative technology to reduce design flow iterations and increase designer productivity early in the digital design flow. By partnering with key players of the FPGA Ecosystem, Blue Pearl Software accelerates FPGA implementation. Blue Pearl Software Suite checks RTL designs for functional errors and automatically generates comprehensive and accurate Synopsys Design Constraints (SDC) to improve quality of results (QoR) and reduce FPGA and ASIC design risks.

Visit Blue Pearl Software at http://www.bluepearlsoftware.com.



Contact:

Blue Pearl Software
Shakeel Jeeawoody, +1 408-961-0121
Email Contact




Review Article Be the first to review this article

EMA:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Retail Therapy: Jump starting Black Friday
Peggy AycinenaIP Showcase
by Peggy Aycinena
REUSE 2016: Addressing the Four Freedoms
More Editorial  
Jobs
AE-APPS SUPPORT/TMM for EDA Careers at San Jose-SOCAL-AZ, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
ACCOUNT MANAGER MUNICH GERMANY EU for EDA Careers at MUNICH, Germany
Principal Circuit Design Engineer for Rambus at Sunnyvale, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Upcoming Events
Zuken Innovation World 2017, April 24 - 26, 2017, Hilton Head Marriott Resort & Spa in Hilton Head Island, SC at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy