Flexras Technologies Enhances Wasga Compiler Partitioning Tool, Adds Support for Virtex-7 FPGA-based FPGA Platforms

Demo at the 50th Design Automation Conference (DAC), June 2-5, Austin, TX, USA 

Paris, France – April 16, 2013  –  Flexras Technologies, the provider of high performance partitioning software, today announced the release 3.2 of its  WasgaTMCompiler Design Suite for FPGA-based prototyping.  This new release supports the Xilinx® Virtex®-7 FPGA and includes new features that accelerate SoC rapid prototyping.  

Flexras will demonstrate Wasga Compiler for the Virtex-7 FPGA-based systems at  DAC, Booth #1324, June 2-5, 2013, Austin,TX, USA.

“Flexras' announcement of their support of the Vivado™ Design Suite and the Virtex-7 FPGA platform clearly reinforces Xilinx’s leadership in this marketplace.  The tremendous growth in ASIC SoC complexity is fueling the demand for ever larger FPGAs and multi-chip partitioning tools,” says Kirk Saban, Virtex-7 Product Line Manager at Xilinx. 

“Collaboration with Xilinx has allowed us to optimize our partitioning flow for next generation SoC implementations based on Virtex-7 All Programmable FPGA-based prototyping systems,” said Hayder Mrabet, CEO of Flexras Technologies. “With its  timing-driven automatic partitioning and high speed Virtex-7 FPGA Advanced Pin Multiplexing (APM) IP for inter-FPGA communications, Wasga Compiler enables very fast prototyping of complex SoCs, achieving efficient results in days, or even hours.”

What’s New 

Enhancements to Wasga Compiler include:

  • Virtex-7 FPGA Advanced Pin Multiplexing IPs (APM) using Serdes and LVDS 
  • Automatic generation of XDC pin-planning and timing constraints for Vivado Design Suite 
  • Logic replication and pruning to optimize connectivity between FPGAs 
  • Modeling of inter-FPGA configurable cables

The Wasga Compiler Design Suite supports Dini boards, including the DNV7F2A. It is also included in Reflex’s FPP25 offering.  Semiconductor companies, using off-the-shelf or in-house custom boards that include Virtex-7 and other FPGAs, are already benefiting from Flexras’ latest development.


The Wasga Compiler Release 3.2 is available now. For pricing, please email  Email Contact 

About Wasga Compiler

Wasga Compiler is a timing-driven partitioning tool for SoC rapid prototyping that automatically partitions large designs onto multiple FPGAs while addressing chip resources, connectivity, and the clock frequency constraints required for running software applications in near real time.

About Flexras

Flexras Technologies develops and commercializes EDA partitioning tools for the FPGA and SoC markets. Flexras proprietary and proven timing-driven partitioning technology are used by world leading semiconductor manufacturers, and licensed to FPGA-based systems providers. Flexras addresses growing SoCs development complexity and risks by accelerating cost effective rapid prototyping with multi-FPGA-based systems. Flexras Technologies is headquartered in Paris-Saint Denis France. For more information, please visit www.flexras.com


Chantal Cochini,
l’Ops PR 
Tel: +33(0)6 22 98 03 80 
Email Contact 

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy