Tata Elxsi Unveils H.264 Ultra Low Latency Codecs with 13 ms End to End Latency

BANGALORE, India, April 5, 2013 — (PRNewswire) —

 Targeted for HD video delivery solutions.

Tata Elxsi unveils the hardware implementation of H.264 Ultra Low Latency (ULL) encoder and decoder with an assured e2e latency of 13ms. This is targeted for a broadcast delivery solution for high quality video content broadcasting and editing. The H.264 ULL Codec solution features Tata Elxsi's new subjective quality based rate control algorithm, tested and quality tuned to broadcast content.

The modular design approach taken for this hardware implementation allows easy portability and maintenance. Tata Elxsi has implemented advanced algorithms to provide feature support for multiple video formats (1080i, 720p and 1080p), low lag transmission, scene change detection, intra column refresh etc.

Tata Elxsi's H.264 ULL 4:2:2 Profile Encoder and Decoder on FPGA has undergone a rigorous testing and the output video quality has been benchmarked against the world's best H.264 Low Latency hardware solution.

For a live demo, visit us at our booth South Hall (Upper) SU12414. We are also showcasing HEVC Ultra 4K Decoder software implementation for multi framework architecture.

About Tata Elxsi:

Tata Elxsi is a design company that blends technology, creativity and engineering to help customers transform ideas into world-class products and solutions. A part of

the $100 billion Tata group, Tata Elxsi addresses the broadcast, automotive, communications, consumer electronics, healthcare and semiconductor sectors. It is a public stock company headquartered in Bangalore. 

Media Contact:

Tata Elxsi
Hari Balan
Corporate Communications
Ph:+91-80-22979123
Email Contact

SOURCE Tata Elxsi

Contact:
Tata Elxsi




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Verification Engineer for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy