ARM & SNPS: implementing big.LITTLE

If you thought about going to the Synopsys Users Group meeting next week in Silicon Valley, there’s at least one topic that would make it worth your time: This week ARM and Synopsys announced “optimized 28-nm Synopsys Reference Implementations for ARM Cortex-A15 MPCore and Cortex-A7 MPCore processor clusters, as well as the CoreLink CCI-400 cache-coherent interconnect.”



Read the complete story ...


Review Article Be the first to review this article
Downstreamtech.com

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Shishpal Rawat: Intel, CEDA, Accellera, Calm Commitment
More Editorial  
Jobs
SoC Performance Modeling Engineer for Qualcomm at San Jose, CA
Sr. SW Verification Manager for EDA Careers at San Jose, CA
Sr SW Developer C++ Plus for EDA Careers at San Jose, CA
Principle SW Engineer WEB for EDA Careers at San Jose, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Sr. R&D SW Developer Event Driven Simulation for EDA Careers at San Jose, CA
Upcoming Events
High-Speed Digital Design & PCB Layout at OR - Jul 28 - 29, 2016
Radio-Frequency Integration Technology (RFIT2016) at Howard International House Taipei Taiwan - Aug 24 - 26, 2016
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy