ARM & SNPS: implementing big.LITTLE

If you thought about going to the Synopsys Users Group meeting next week in Silicon Valley, there’s at least one topic that would make it worth your time: This week ARM and Synopsys announced “optimized 28-nm Synopsys Reference Implementations for ARM Cortex-A15 MPCore and Cortex-A7 MPCore processor clusters, as well as the CoreLink CCI-400 cache-coherent interconnect.”



Read the complete story ...


Review Article Be the first to review this article
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
EDA Sales: Debunking the narrative
More Editorial  
Jobs
Sr. Field Applications Engineer for Real Intent at Sunnyvale, CA
Director of US Sales for Silvaco Inc. at Santa Clara, CA
PMM...Modeling Experience C/C++/SystemC for EDA Careers at San Jose, CA
US Business Development / Sales Manager for ASTC at Any US City / State, CA
Sr Software Engineer - Integrator Team for Xilinx at San Jose, CA
Upcoming Events
Decoding Formal Club for Formal Verification Enthusiasts at Computer History Museum Mountain View CA - Apr 21, 2014
Atlanta Expo and Tech Forum at Gwinnett Civic Center 6400 Sugarloaf Parkway Duluth GA - May 7, 2014
International Conference on Soldering and Reliability at United States - May 13 - 15, 2014
SEMICON Russia 2014 at Moscow Russia - May 14 - 15, 2014



Click here for Internet Business Systems © 2014 Internet Business Systems, Inc.
595 Millich Dr., Suite 210, Campbell, CA 95008
+1 (408) 850-9202 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy