ARM & SNPS: implementing big.LITTLE

If you thought about going to the Synopsys Users Group meeting next week in Silicon Valley, there’s at least one topic that would make it worth your time: This week ARM and Synopsys announced “optimized 28-nm Synopsys Reference Implementations for ARM Cortex-A15 MPCore and Cortex-A7 MPCore processor clusters, as well as the CoreLink CCI-400 cache-coherent interconnect.”



Read the complete story ...


Review Article Be the first to review this article
ALDEC:

EMA:

Featured Video
Editorial
More Editorial  
Jobs
SR. & Jr WEB Developer for EDA Careers at San Jose, CA
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Device Simulation Software Engineer for Silvaco at Santa Clara, CA
SW Developer WINDOWS ENVIRONMENT for EDA Careers at San Jose but OPEN, CA
Technical Marketing Manager for Silvaco at Santa Clara, CA
Circuit Simulation Application Engineer for Silvaco at North Chelmsford, MA
Upcoming Events
International Conference on Soldering & Reliability at Hilton Toronto/Markham Suites Conference Centre Ontario Toronto Canada - May 9 - 11, 2016
MundoGEO#Connect 2016 at Frei Caneca Convetion Center São Paulo Brazil - May 10 - 12, 2016
Nanotech 2016 Conference & Expo at The Gaylord National Hotel & Convention Center 201 Waterfront Street National Harbor, MD - May 22 - 25, 2016



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 210, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy