ARM & SNPS: implementing big.LITTLE

If you thought about going to the Synopsys Users Group meeting next week in Silicon Valley, there’s at least one topic that would make it worth your time: This week ARM and Synopsys announced “optimized 28-nm Synopsys Reference Implementations for ARM Cortex-A15 MPCore and Cortex-A7 MPCore processor clusters, as well as the CoreLink CCI-400 cache-coherent interconnect.”



Read the complete story ...


Review Article Be the first to review this article


Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
IoT: the A-to-Z of TechTalk at ARM TechCon
More Editorial  
Jobs
Sr. Field Applications Engineer, CA for Real Intent at Sunnyvale, or San Diego, CA
Technical Writer for Mentor Graphics at Wilsonville, OR
Applications and Technical Marketing Engineer for E-System Design, Inc. at San Jose, CA
SW Developer Physical space for EDA Careers at San Jose, CA
CAD/SW Engineer for EDA Careers at San Jose, CA
Sr Software Development Engineer for E-System Design, Inc. at San Jose, CA
Upcoming Events
LA/OC Expo and Tech Forum at The Grand Event Center 4101 E Willow Street Long Beach CA - Nov 6, 2014
3D ASIP Conference at The Hyatt Regency San Francisco Airport 1333 Bayshore Highway Burlingame CA - Dec 10 - 12, 2014
2015 European 3D TSV Summit January 19-21, 2015 Grenoble (France) at MINATEC innovation campus 3 parvis Louis Néel Grenoble France - Jan 19 - 21, 2015
IPC APEX EXPO 2015 - February 24–26, 2015, San Diego, CA at San Diego Convention Center 111 W Harbor Dr, San Diego CA - Feb 24 - 26, 2015
CAD/SW Engineer
Technical Writer



Click here for Internet Business Systems © 2014 Internet Business Systems, Inc.
595 Millich Dr., Suite 210, Campbell, CA 95008
+1 (408) 850-9202 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and EngineeringTechJobsCafe - Technical Jobs and ResumesGISCafe - Geographical Information Services	MCADCafe - Mechanical Design and EngineeringShareCG  - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy