Docea Power Exhibits at SNUG Silicon Valley Designer Community Expo

Highlights co-simulation of Aceplorer and performance simulation tools for power and thermal management policies development and debug

Who /What:

Docea Power, the design-for-low-power company that delivers software solutions for power and thermal analysis at the architectural level, will exhibit at the Synopsys Users Group (SNUG) Santa Clara Designer Community Expo, booth #400 in the System-Level Design community, on Monday, March 25, from 4-8 p.m. at the Santa Clara Convention Center.

Docea Power has just launched a new version of Aceplorer with a solver for coupled power and thermal transient simulations featuring 1000x gains in performance over the previous version, and a new co-simulation mechanism linking Aceplorer to performance simulation tools like the Platform Architect™ solution from Synopsys.

The Aceplorer co-simulation mechanism enables a System C performance simulation tool to request power or temperature feedback from a virtual power/thermal model at any point to adapt its operating point (frequency and voltage).

With this setup system architects can simulate, and debug complex power and thermal management policies and also optimize the impact on the performance at the SoC, board or complete system-level. 

When/Where:

Monday, March 25, 2013, 4-8 pm,

Santa Clara Convention Center

Santa Clara, CA

More Information

For more information on Docea Power and its solutions for power and thermal modeling at the architectural level, please visit www.doceapower.com.

SNUG and the SNUG Designer Community Expo are by-invitation events only for Synopsys customers. For information about the SNUG Silicon Valley Designer Community Expo, please visit http://www.synopsys.com/Community/SNUG/Silicon%20Valley/Pages/dce.aspx.

About Docea Power

Docea Power develops and commercializes a new generation of methodology and tools for enabling faster and more reliable power and thermal modeling at the electronic systems level. Its Aceplorer offers a consistent approach for executing architectural exploration and optimizing power and thermal behavior of electronic systems at an early stage of a project.

Docea’s customers include manufacturers of electronic systems, chips and boards targeting wireless, multimedia, consumer, networking and automotive applications. For more information:

www.doceapower.com.

Press contacts

Europe: Chantal Cochini, l’Ops PR, +33(0)1 42 71 30 93, Email Contact

US: Georgia Marszalek, ValleyPR LLC, +1 (650) 345-7477, Email Contact

All trademarks and tradenames are the property of their respective owners.

 




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise