Accellera Systems Initiative Day Kicks off the 2013 Design and Verification Conference

Electronic design community invited to learn, share, and network on the latest EDA and IP standards

NAPA, Calif. — (BUSINESS WIRE) — February 24, 2013 — Accellera Systems Initiative, the not-for profit organization dedicated to create, support, promote, and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry, will host its annual Accellera Systems Initiative Day on Monday, February 25. The day-long event kicks off the 2013 Design and Verification Conference (DVCon 2013) and features in-depth tutorials from experts and users on the latest in electronic design and intellectual property standards. DVCon is the industry’s premiere conference for functional design and verification.

What/When/Where

Accellera Systems Initiative Day is February 25, 8:30am-4:30pm, and kicks-off DVCon 2013, to be held through February 28 at the DoubleTree Hotel in San Jose, Calif. Find out more at http://www.accellera.org/news/events/dvcon_2013

Agenda

The day presents in-depth tutorials about the latest in EDA and IP standards such as UVM, UPF, SystemC and AMS being developed and implemented by today’s leading electronics companies. A town hall luncheon includes an open question and answer session with Accellera board members, as well as presentation of the annual Technical Excellence Award for outstanding achievement and contribution to Accellera standards.

 
8:30am - 12:00pm        

Tutorial 1: Lessons from the Trenches: Migrating Legacy Verification Environments to UVM™

 
9:00am - 12:00pm

Tutorial 2: Increasing Productivity with SystemC in Complex System Design and Verification

 
12:00pm - 1:15pm Town Hall Lunch and Technical Excellence Award Presentation
 
1:30pm - 4:30pm Tutorial 3: Low Power Design, Verification, and Implementation with IEEE 1801™ UPF™
 

1:30pm - 4:30pm

Tutorial 4: User Experiences at the Forefront of Mixed-Signal Design and Verification
 

1 | 2  Next Page »



Review Article Be the first to review this article
Aldec

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
Methodics User Group Meeting at Maxim Integrated 160 Rio Robles San Jose CA - Jun 5 - 6, 2018
2018 FLEX Korea at Room 402/ 403, COEX Seoul Korea (South) - Jun 20 - 21, 2018
IEEE 5G World FOrum at 5101 Great America Parkway Santa Clara CA - Jul 9 - 11, 2018
SEMICON West 2018 at Moscone Center North, Room 24-25, 730 Howard St, San Francisco, CA 94103, USA San Francisco CA - Jul 11 - 12, 2018
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL
DAC2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise