Accellera Systems Initiative Day Kicks off the 2013 Design and Verification Conference

Electronic design community invited to learn, share, and network on the latest EDA and IP standards

NAPA, Calif. — (BUSINESS WIRE) — February 24, 2013 — Accellera Systems Initiative, the not-for profit organization dedicated to create, support, promote, and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry, will host its annual Accellera Systems Initiative Day on Monday, February 25. The day-long event kicks off the 2013 Design and Verification Conference (DVCon 2013) and features in-depth tutorials from experts and users on the latest in electronic design and intellectual property standards. DVCon is the industry’s premiere conference for functional design and verification.

What/When/Where

Accellera Systems Initiative Day is February 25, 8:30am-4:30pm, and kicks-off DVCon 2013, to be held through February 28 at the DoubleTree Hotel in San Jose, Calif. Find out more at http://www.accellera.org/news/events/dvcon_2013

Agenda

The day presents in-depth tutorials about the latest in EDA and IP standards such as UVM, UPF, SystemC and AMS being developed and implemented by today’s leading electronics companies. A town hall luncheon includes an open question and answer session with Accellera board members, as well as presentation of the annual Technical Excellence Award for outstanding achievement and contribution to Accellera standards.

 
8:30am - 12:00pm        

Tutorial 1: Lessons from the Trenches: Migrating Legacy Verification Environments to UVM™

 
9:00am - 12:00pm

Tutorial 2: Increasing Productivity with SystemC in Complex System Design and Verification

 
12:00pm - 1:15pm Town Hall Lunch and Technical Excellence Award Presentation
 
1:30pm - 4:30pm Tutorial 3: Low Power Design, Verification, and Implementation with IEEE 1801™ UPF™
 

1:30pm - 4:30pm

Tutorial 4: User Experiences at the Forefront of Mixed-Signal Design and Verification
 

1 | 2  Next Page »



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy