Toshiba to Launch New Structured Array with Short Turnaround-Time Samples

Contributes to reduction of development time and cost

TOKYO — (BUSINESS WIRE) — February 14, 2013Toshiba Corporation (TOKYO: 6502) today announced that it has introduced a new structured array that makes it possible to develop and deliver samples with a short turnaround-time, and that only requires the customization of a few layers of metal mask designs.

The new array uses technology licensed from BaySand Inc. and can create rich function, high performance, low power SoCs simply by customizing only a few metal mask layers. Compatibility with FPGAs can be achieved with verified RTL design data from the FPGA and shorten the turnaround-time for sample delivery to one-fifth that of conventional ASICs, to a minimum of just 5 weeks. Samples can also be delivered with the same pin layout as the FPGA. Another plus is that reducing the number of metal mask layers wins large reductions in the cost of NRE.

The new product uses 65nm process technology, with a 40nm line-up under development. Also, products with high-speed transceivers are under development, for each process.

Key Features

1. Able to create rich function, high performance, low power SOCs simply by customizing a few metal mask layer designs.

2. Sample delivery with a short turn-around-time is possible (minimum 5 weeks) with verified RTL design data from an FPGA.

3. FPGA pin layout compatibility allows use of existing circuit boards.

 

Main specifications

 
Process Node   65nm
Logic Gate Max 30M gates
SRAM Max 20Mbit
I/O pin Max 1200 I/O

(LVDS, DDR available)

RTL Hand-off Available
Mass Production   Available from April 2013
 

Outline of BaySand Inc.

Company Name: BaySand Inc.
Location: Morgan Hill, California, U.S.A.
President: Salah Werfelli (President and CEO)
Business: BaySand is a privately held fabless semiconductor company developing metal only configurable ASIC using its original Metal Configurable Standard Cell (MCSC) technology. It provides complete custom silicon solutions for FPGAs, standard-cell ASICs and customizable ASSP platforms.

1 | 2  Next Page »



Review Article Be the first to review this article
Featured Video
Jobs
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
Technical Support Engineer for EDA Careers at Freemont, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy