Berkeley Design Automation and Silicon Creations Receive TSMC OIP Forum 2012 Customers’ Choice Award

Joint Paper Delivered on Silicon-Accurate Mixed-Signal Fractional-N PLL IP Design

SANTA CLARA, CA, — January 29, 2013 — Berkeley Design Automation, Inc., provider of the world’s fastest nanometer circuit verification, today announced that its joint paper with Silicon Creations, “Silicon-Accurate Mixed-Signal Fractional-N PLL IP Design,” presented at TSMC’s 2012 Open Innovation Platform® (OIP) Ecosystem Forum has received the TSMC OIP Forum 2012 Customers’ Choice Award. 

TSMC’s 2012 OIP Forum was attended by about 1,000 TSMC customers and design ecosystem partners from EDA, IP and Design Services. There were thirty technical papers presented and four papers were given Customers’ Choice Awards, selected by customers who cast ballots during the event.

The paper describes the challenges in achieving silicon-accurate design and verification of a fractional-N PLL IP fabricated in the TSMC 28nm HP process. Silicon Creations supplies high-performance semi-custom analog and mixed-signal IP including PLLs, DC-to-DC converters, data converters, high-speed I/O, and SerDes. Silicon Creations uses the Analog FastSPICE™ (AFS) Platform from Berkeley Design Automation for nanometer circuit verification.  AFS is certified in the TSMC SPICE-Qualification Program and the AFS Full-Spectrum Device Noise Sub-Flow is validated in the TSMC 20nm Custom Design Reference Flow. The paper describes how the fractional-N PLL IP was verified using the AFS Platform and achieved first-silicon success.

“This is a great honor for Berkeley Design Automation,” said Ravi Subramanian, President and CEO of Berkeley Design Automation. “Earning this award with Silicon Creations is further validation of the essential value that the Analog FastSPICE Platform together with new verification methodologies offers circuit design teams facing critical nanometer circuit verification challenges.”

"We are delighted to receive TSMC OIP Forum 2012 Customers' Choice Award," said Randy Caplan, Co-Founder at Silicon Creations. "The recognition of our IP design leadership and the tremendous value the AFS Platform brings to our analog and mixed-signal circuit design signoff flow is a great honor for both companies."   

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in nanometer circuit verification. The company combines the world’s fastest nanometer circuit verification platform, Analog FastSPICE, with exceptional application expertise to uniquely address nanometer circuit design challenges. More than 100 companies rely on Berkeley Design Automation to verify their nanometer-scale circuits. Berkeley Design Automation has received numerous industry awards and is widely recognized for its technology leadership and contributions to the electronics industry. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., NTT Corp., IT-Farm, and MUFJ Capital. For more information, visit http://www.berkeley-da.com.

About Silicon Creations

Silicon Creations is focused on providing world class silicon IP for precision and general purpose timing (PLLs), Chip-chip SerDes and high-speed differential IOs. Silicon Creations’ IP is proven from 28n to 180n. With a complete commitment to customer success their IP has an excellent record of first silicon to mass production in customer’s designs. Silicon Creations was founded in 2006 is self-funded and growing. The company has development centers in Atlanta, GA and Krakow, Poland and world-wide sales representation. For more information, visit http://www.siliconcr.com.

Analog FastSPICE, AFS Nano, and WaveCrave are trademarks of Berkeley Design Automation, Inc. Berkeley Design and BDA are registered trademarks of Berkeley Design Automation, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.

PR for Berkeley Design Automation – Cayenne Communication LLC

Michelle Clancy, 252-940-0981, Email Contact

 




Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Teklatech: Work smart, Not hard
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
The 2017 International Test Conference at Fort Worth Convention Center Fort Worth TX - Oct 31 - 2, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise