MoSys Announces Renesas Electronics Support of GigaChip Interface for Chip-to-Chip Communications

SANTA CLARA, Calif. — (BUSINESS WIRE) — January 22, 2013MoSys (NASDAQ: MOSY), a leader in semiconductor solutions that enable fast, intelligent data access for network and communications systems, today announced that Renesas Electronics Corporation (TSE:6723), a premier supplier of advanced semiconductor solutions, will support the GigaChip™ Interface in its Networking ASIC business.

The GigaChip Interface (GCI) is a scalable, high-performance, serial protocol for chip-to-chip communications that is differentiated in efficiency and reliability, resulting in system level benefits of reduced power, cost and complexity. Current implementations built with compatible CEI-11G or XFI SerDes electrical transport standards deliver up to 144Gbps of full duplex data throughput using 16 serdes lanes when running at a 10G rate. A key differentiator for the GCI protocol is high transport efficiency, even for small payloads. Alternative serial interfaces are typically less than 50 percent efficient when transferring 8B and 16B data, which means that they deliver less than half the performance at a given bandwidth. The combination of 90 percent transport efficiency, from small to large payloads, combined with power efficient short reach physical interconnect makes GCI ideal for co-processor, memory, or multi-chip communication. The interface also includes CRC error detection and automatic error recovery provisions to meet the high reliability requirements of enterprise, service provider, and mission critical communications and compute applications. GCI is an open, royalty-free, interface specification designed for use with the MoSys Bandwidth Engine family of ICs and is suitable for any chip-to-chip interconnect.

“As a leading ASIC provider to the industry, we see a major trend towards serial chip-to-chip interconnect, which is necessary to enable systems at 100G and beyond,” said Akira Denda, General Manager, 2nd Industrial Network Business Division of Renesas Electronics Corp. “We believe the GigaChip Interface provides the reliability, performance, efficiency, and openness needed, and we are pleased to expand our strong IP portfolio for our networking ASIC customers.”

“Renesas Electronics is one of the world’s leading providers of high-performance ASICs and we are pleased to have them support the GigaChip Interface in their networking ASIC business,” said John Monson, Vice President of Marketing for MoSys. “Through our collaboration, MoSys and Renesas will be able to offer our mutual customers powerful solutions that combine MoSys' Bandwidth Engine® ICs connected with ASICs from Renesas Electronics through the GigaChip Interface.”

About MoSys, Inc.

MoSys, Inc. (NASDAQ: MOSY) is an IP-rich fabless semiconductor company that provides high performance solutions for fast, intelligent data access in network and communications systems. Engineered and built for high-reliability carrier and enterprise applications, MoSys' products are breaking bandwidth barriers™ in data processing to allow for faster packet access and analysis, expanded user capacity and new capabilities required by the expanding global infrastructure. MoSys' Bandwidth Engine® family of ICs combines the company's patented 1T-SRAM® high-density, embedded memory and high-speed, 10 Gigabits per second serial interface with its intelligent access technology and a highly efficient GigaChip™ Interface transport protocol to eliminate bottlenecks in high-speed data access. MoSys is headquartered in Santa Clara, California, and more information is available at www.mosys.com.

MoSys, 1T-SRAM and Bandwidth Engine are registered trademarks of MoSys, Inc. in the US and/or other countries. Breaking Bandwidth Barriers, GigaChip and the MoSys logo are trademarks of MoSys, Inc. All other marks mentioned herein are the property of their respective owners.



Contact:

MoSys, Inc.
Kristine Perham, +1-408-418-7670
Email Contact
or
Shelton Group
Beverly Twing, +1-972-239-5119 ext. 126
Email Contact




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy