Oasys Design Systems Launches RealTime Explorer

The Industry’s First Physical RTL Synthesis Tool for RTL Engineers

SANTA CLARA, Calif. — (BUSINESS WIRE) — January 9, 2013 — Oasys Design Systems announced today the immediate availability of a new product called RealTime Explorer that empowers RTL engineers to quickly identify and resolve timing, power, area, and routing congestion issues early in the design cycle. RealTime Explorer is built upon the production proven RealTime synthesis engine inside RealTime Designer that has been adopted by many of the top semiconductor companies worldwide. Oasys is the only EDA vendor that has identical synthesis and optimization engines for RTL exploration and implementation, guaranteeing accuracy and correlation between front-end and back-end design teams. Oasys empowers RTL engineers by providing a single, integrated physical synthesis platform that allows RTL engineers to accurately identify and resolve top-level timing and routability without relying on physical design groups.

“RTL engineers have been restricted in their ability to optimize their designs because of the limitations of traditional RTL synthesis tools. By leveraging the massive capacity and breakthrough performance of the RealTime synthesis engine, RealTime Explorer allows RTL engineers to change and check their complex RTL code in hours not days,” said Paul van Besouw, Oasys founder and CTO. “RealTime Explorer's ability to cross probe between physical and RTL databases allows RTL engineers to quickly and accurately identify the root cause of timing and congestion issues, enabling them to resolve these issues early in the design cycle. Oasys is the first company to provide all the design views an RTL engineer requires – from logical to physical - in a single RTL synthesis platform.”

RealTime Explorer was developed to eliminate design iterations between front and back-end design groups late in the design cycle and thus reduce time-to-market and improve quality of results (QoR). “Our customers are designing the highest performance and most complex SoCs and ASICs, and with RealTime Explorer they have been able to get their products to market faster and with better performance,” said Scott Seaton, Oasys President and CEO. “The addition of RealTime Explorer to their RTL design methodology has allowed our customers to reduce their time to design closure by 1 to 2 months over their previous methods.”

About Oasys Design Systems

Oasys Design Systems is a privately funded electronic design automation (EDA) software supplier with a revolutionary new synthesis platform called RealTime, a fundamental shift in how RTL synthesis is used to design and implement today’s SoCs and ASICs. Corporate headquarters is located at 3250 Olcott Street, Suite 105, Santa Clara, Calif. 95054. Telephone: (408) 855-8531. Facsimile: (408) 855-8537. Email: Email Contact. For more information, visit: www.oasys-ds.com.

RealTime, RealTime Designer and RealTime Explorer are trademarks of Oasys Design Systems. All other trademarks and registered trademarks are the property of their respective owners.



Contact:

Oasys Design Systems
Dan Ganousis, 303-859-3048
Vice President, Sales and Marketing
Email Contact




Review Article Be the first to review this article
Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Diversity: Really, who cares
More Editorial  
Jobs
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Methodology Automation Engineer for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
The Rise of Mechatronics at Dassault Systèmes San Diego 5005 Wateridge Vista Drive San Diego CA - Sep 12, 2017
The Rise of Mechatronics at Buca di Beppo - Pasadena 80 West Green Street Pasadena CA - Sep 13, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy