Oasys Design Systems Launches RealTime Explorer

The Industry’s First Physical RTL Synthesis Tool for RTL Engineers

SANTA CLARA, Calif. — (BUSINESS WIRE) — January 9, 2013 — Oasys Design Systems announced today the immediate availability of a new product called RealTime Explorer that empowers RTL engineers to quickly identify and resolve timing, power, area, and routing congestion issues early in the design cycle. RealTime Explorer is built upon the production proven RealTime synthesis engine inside RealTime Designer that has been adopted by many of the top semiconductor companies worldwide. Oasys is the only EDA vendor that has identical synthesis and optimization engines for RTL exploration and implementation, guaranteeing accuracy and correlation between front-end and back-end design teams. Oasys empowers RTL engineers by providing a single, integrated physical synthesis platform that allows RTL engineers to accurately identify and resolve top-level timing and routability without relying on physical design groups.

“RTL engineers have been restricted in their ability to optimize their designs because of the limitations of traditional RTL synthesis tools. By leveraging the massive capacity and breakthrough performance of the RealTime synthesis engine, RealTime Explorer allows RTL engineers to change and check their complex RTL code in hours not days,” said Paul van Besouw, Oasys founder and CTO. “RealTime Explorer's ability to cross probe between physical and RTL databases allows RTL engineers to quickly and accurately identify the root cause of timing and congestion issues, enabling them to resolve these issues early in the design cycle. Oasys is the first company to provide all the design views an RTL engineer requires – from logical to physical - in a single RTL synthesis platform.”

RealTime Explorer was developed to eliminate design iterations between front and back-end design groups late in the design cycle and thus reduce time-to-market and improve quality of results (QoR). “Our customers are designing the highest performance and most complex SoCs and ASICs, and with RealTime Explorer they have been able to get their products to market faster and with better performance,” said Scott Seaton, Oasys President and CEO. “The addition of RealTime Explorer to their RTL design methodology has allowed our customers to reduce their time to design closure by 1 to 2 months over their previous methods.”

About Oasys Design Systems

Oasys Design Systems is a privately funded electronic design automation (EDA) software supplier with a revolutionary new synthesis platform called RealTime, a fundamental shift in how RTL synthesis is used to design and implement today’s SoCs and ASICs. Corporate headquarters is located at 3250 Olcott Street, Suite 105, Santa Clara, Calif. 95054. Telephone: (408) 855-8531. Facsimile: (408) 855-8537. Email: Email Contact. For more information, visit: www.oasys-ds.com.

RealTime, RealTime Designer and RealTime Explorer are trademarks of Oasys Design Systems. All other trademarks and registered trademarks are the property of their respective owners.


Oasys Design Systems
Dan Ganousis, 303-859-3048
Vice President, Sales and Marketing
Email Contact

Review Article Be the first to review this article

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy