Allegro DVT Showcases the First HEVC Video Hardware Decoder IP at CES 2013

GRENOBLE, France, January 3, 2013 — (PRNewswire) —

High Efficiency Video Coding (HEVC), alias H.265, is the next generation video standard, currently being developed by the JCT-VC team. JCT-VC is a joint team between MPEG and VCEG.

The finalized HEVC standard will bring up to 50% bitrate savings compared to equivalent H.264/AVC encodings.

Allegro DVT will present its HEVC Video Hardware Decoding IP, the world-first HEVC hardware decoder IP targeting mobile phones, tablets, set-top boxes, digital TVs...  This IP can be implemented both on FPGA and SoC, supports any resolution up to 4K, and is optimized in terms of silicon area, power consumption and memory bandwidth. The current implementation fully complies with the latest available HEVC reference software (HM 9.1), and will be continuously updated until the HEVC standard is finalized.      
This innovative product will allow Allegro DVT's customers to tape-out soon after the final release of the standard, currently expected in January 2013. Allegro DVT will be running a live demonstration at its booth #35707.

Allegro DVT will also expose the rest of its video product line, including:

H.264 Hardware Encoding & Codec IPs, with best-in-class video quality, minimized silicon area and power consumption.

WiGig WDE Codec IP, the most advanced Wireless Display Extension (WDE) codec for next-generation 60 GHz wireless technology: 802.11 ad/WiGig.

HEVC Compliance Streams, providing HEVC decoder manufacturers with the perfect tool for validating their developments, and ensuring compliance with this upcoming video standard.

Feel free to book a private demonstration at our booth #35707 at CES 2013 - January 8-11 2013.

Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder hardware (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.

For more information, visit Allegro DVT's Website ( http://www.allegrodvt.com/Allegro ) or contact Email Contact.

Contact: +33(0)4-76-42-66-85

SOURCE Allegro DVT

Contact:
Allegro DVT




Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise