Mentor Graphics and HP Team Up on Questa CDC Deployment

WILSONVILLE, Ore. — (BUSINESS WIRE) — December 17, 2012Mentor Graphics Corp. (NASDAQ: MENT) today announced that Hewlett-Packard Co. has selected Questa® CDC as their corporate-wide standard solution for clock-domain crossing (CDC) verification and have successfully deployed the methodology across multiple projects in collaboration with the Mentor® technology experts.

“We are extremely pleased with the results of our work with Mentor Graphics to deploy Questa CDC on our SoC designs,” stated Bill Doss, ASIC program manager, Industry Standard Server Division, HP. “Mentor’s industry-leading tools and highly skilled consultants significantly matured our organization’s ability to perform complete and accurate CDC verification. We are confident that we are now rooting out all CDC problems early in the development phase.”

HP develops some of the world’s most highly integrated system-on-a-chip (SoC) designs that are in the range of hundreds of millions of logic gates in size and contain hundreds of clock domains. While the CDC verification challenges continue to mount, technology companies such as HP face shrinking time-to-market windows and cannot afford the risk of CDC design flaws leading to silicon re-spins.

“The clocking complexity of our designs demands a rigorous approach to CDC verification,” said Larry Hufty, ASIC program manager, Networking Division, HP. “Mentor not only delivered the best tools for the job, but also worked with us to define the customized methodology that we needed to support our design styles.”

Questa CDC is widely used as the gold-standard for CDC-signoff checking before tapeout, and its versatility enables it to be deployed across the full range of designs from SoCs to FPGAs allowing for consistent, company-wide methodologies. Questa CDC is one of many formal-based applications supported by the Questa platform, that range from fully automatic formal checking that everyone can easily use, to property checking with custom coded assertions for advanced users. The Questa platform includes an array of verification capabilities seamlessly blending simulation and formal-based technologies with common compilation and user interface features, as well as the Unified Coverage Database (UCDB).

“The Questa CDC solution is comprehensive and continues to set the standard for CDC verification best practices,” said Roger Sabbagh, product marketing manager, Questa Formal-based Technologies, Mentor Graphics. “Deploying Questa CDC in collaboration with technology leaders like HP, on some of the industry’s most progressive designs, helps us to continually improve the tools and methodology.”

About the Questa Verification Platform

The Questa Verification Platform uniquely provides a comprehensive solution that addresses the SoC verification explosion with a platform comprised of advanced verification methodologies, high performance simulation, intelligent testbench automation, software/hardware unified debug, formal, CDC, low power, analog-mixed signal, VIP, a central unified database and automated analysis tools, as well as integrated flows with ESL and emulation.

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of about $1,015 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. http://www.mentor.com/.

Mentor Graphics, Mentor, and Questa are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.



Contact:

Mentor Graphics
Carole Dunn, 503-685-4716
Email Contact
or
Mentor Graphics
Sonia Harrison, 503-685-1165
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy