Verification Futures Conference Series takes place across Europe in November 2012

Share the design verification challenge with like-minded engineers in the UK, France and Germany

October 25th, 2012 - Following the huge success of last year’s first UK Hardware Verification Conference,  TVS and ECSI have set up a series of FREE one-day conferences taking place over three days in three different European locations:

There will be talks from Harry Foster, Chief Scientist at Mentor Graphics, who will be discussing techniques for evolving SoC functional verification capabilities, from paradox to paradise - with the introduction of metrics-driven processes. As well as Janick Bergeron, Scientist and Fellow from Synopsys, who will be spreading the verification Tarot to discern the emerging verification technologies. The conferences are set to be three days packed with presentations, user papers and challenges faced in the industry with leading verification professionals participating in the panel sessions. 

“We have a wide range of world-class speakers lined up for these events, each offering their unique insight into where verification is currently positioned and what the plans may be for five years time” says Mike Bartley, who has worked in verification for over 20 years and is CEO of the event organiser, TVS.

Over 600 verification engineers are expected to attend across the three conferences, bringing a diverse wealth of expertise and an excellent chance to network, with plenty of opportunities to explore the challenges faced in the industry, one of last year’s delegate said: 

“It was great to come away from the Verification conference after hearing a well-balanced mix of user presentations from practitioners and real project managers. Getting the perspective of different companies on what challenges they face was the most useful part of this event”

The conferences are sponsored by industry leaders, TVS, Mentor Graphics, SpringSoft, Cadence, EVE, Aldec, Jasper, Synopsys, Doulos and Breker Systems. There will be contributions from the sponsors plus Broadcom, Dialog, Freescale, Imagination, Infineon, Intel, nVidia, Wolfson to name but a few.

If you want to register for any of these events, please go to:

19th November (Windsor) -  http://www.eventbrite.com/event/2792166445#
21st November (Grenoble) -  http://www.eventbrite.com/event/3135637777#
22nd November (Munich) -  http://www.eventbrite.com/event/3135820323#

For more information on the speakers and the agendas across the three days, please go to:

UK - http://testandverification.com/verification-futures/verification-futures-2012/united-kingdom/ 
France - http://testandverification.com/verification-futures/verification-futures-2012/france/ 
Germany - http://testandverification.com/verification-futures/verification-futures-2012/germany/


NOTES TO EDITORS:

Mike Bartley biography:

Mike Bartley has over 20 years of experience in software testing and hardware verification, and has built and managed state-of-the-art test and verification teams in a number of companies (including STMicroelectronics, Infineon and Elixent/Panasonic) who still use the methodologies he established. Since founding TVS he has consulted on multiple verification projects for respected organisations including ARM and Infineon. He has a PhD in Mathematics from Bristol University, an MSc in Software Engineering and an MBA from the Open University.

Dr. Bartley was formerly Chairman, for ten years, of the Bristol branch of the British Computer Society and is currently Chairman of the Bristol Local Enterprise Partnership (LEP) and is a Technical Advisor to the National Microelectronics Institute (NMI). He has had over 20 articles published on the subject of verification and outsourcing.

Sponsors websites:
http://testandverification.com/
http://www.mentor.com/uk/
http://www.springsoft.com/
http://www.cadence.com/us/pages/default.aspx
http://www.eve-team.com/
http://www.synopsys.com/home.aspx
http://www.aldec.com/en
http://www.jasper-da.com/
http://www.doulos.com/
http://www.brekersystems.com/

Media Contact:
Sara Horrell 
Test and Verification Solutions (TVS)
Tel:  +44 (0)777 997 2788
Email: Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

True Circuits:

Featured Video
Jobs
Principal Engineer FPGA Design for Intevac at Santa Clara, CA
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Senior DSP Architect / System Engineer for General Dynamics Mission Systems at Scottsdale, AZ
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Upcoming Events
FPGA 2017 at 350 Calle Pincipal, Marriott Hotel Monterey CA - Feb 22 - 24, 2017
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy