Verific Design Automation’s Industry-Standard SystemVerilog, VHDL Parsers Linked with Aldec’s Hardware Emulation Solution

Companies Sign Licensing Agreement

ALAMEDA , CALIF. –– August 15, 2012 –– Verific Design Automationtoday announced it licensed its industry-standard, IEEE-compliant SystemVerilog and VHDL platform to Aldec, Inc.,a global leader in electronic design verification, to be included into its Hardware Emulation Solution (HES™).

HES is a unified platformfor bit-level simulation acceleration, transaction-level emulation, system architecture exploration, hardware/software co-verification, virtual modeling and prototyping.Verific’sSystemVerilog and VHDL parsers and register transfer level (RTL) elaboratorshave been integrated with its Design Verification Manager (DVM™) software.

“Full language support (including SystemVerilog), well-tested software and outstanding customer support made integration with the Verific compiler an easy choice to simplify the design setup flow for HES-DVM,” says ZibiZalewski, general manager of Aldec’s Hardware Division. “We value the relationship we have established with Verific. With their compiler, HES-DVM now offers new debugging instrumentation and SCE-MI2.0 DPI Function Based support, and with their flexible customer support, our team was able to speed up the development schedule without any major issues.”

“Aldecis an impressive company and one that we’re proud to be working with,” commentsMichielLigthart, Verific’s president and chief operating officer. “Emulation is a complex engineering problem that Aldec and HES have mastered.”

Verific’s software has been the front end to a wide range of EDA and FPGA tools for analysis, simulation, verification, synthesis, emulation and test of register transfer level (RTL) designssince the company was founded in 1999. The Verific Parser Platform includes support for SystemVerilog, Verilog, VHDL and UPF. A recent addition to its product offerings is a Verific Perl module, aninterface to its SystemVerilog and VHDL parsers and elaborators. Verific’s software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux and Windows operating systems.

About Aldec

Aldec, Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. More information about the company and its products is available at www.aldec.com.

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides de facto standard front-end solutions supporting SystemVerilog, Verilog and VHDL design. Verific’s software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif.  94501. Telephone: (510) 522-1555. Facsimile number:  (510) 522-1553. Email:  Email Contact.Website:  www.verific.com.


Contact:

Nanette Collins               
Public Relations for Verific               
(617) 437-1822               
nanette@nvc.com 

Christina Toole
Marketing Manager for Aldec Inc.
(702) 990-4400
christinat@aldec.com




Review Article Be the first to review this article
CST Webinar Series

EMA:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Retail Therapy: Jump starting Black Friday
Peggy AycinenaIP Showcase
by Peggy Aycinena
REUSE 2016: Addressing the Four Freedoms
More Editorial  
Jobs
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
Principal Circuit Design Engineer for Rambus at Sunnyvale, CA
ACCOUNT MANAGER MUNICH GERMANY EU for EDA Careers at MUNICH, Germany
AE-APPS SUPPORT/TMM for EDA Careers at San Jose-SOCAL-AZ, CA
Upcoming Events
2016 IEEE International Electron Devices Meeting at Hilton San Francisco Union Square 333 O’Farrell Street San Francisco CA - Dec 3 - 7, 2016
Zuken Innovation World 2017, April 24 - 26, 2017, Hilton Head Marriott Resort & Spa in Hilton Head Island, SC at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy