ATopTech Selects Berkeley Design Automation Analog FastSPICE™ Platform to Enhance Aprisa Place and Route for 28nm/20nm Processes

Platform Delivers Nanometer SPICE Accuracy 5x to 10x Faster than Traditional SPICE

SANTA CLARA, Calif. — (BUSINESS WIRE) — July 10, 2012 — Berkeley Design Automation, Inc., provider of the world’s fastest nanometer circuit verification, today announced that ATopTech, the leader in next-generation physical design solutions that address the challenges of designing integrated circuits (ICs), has selected the company’s Analog FastSPICE (AFS) Platform to enhance the accuracy of the timing analysis in Aprisa place and route product for designs at advanced process technology nodes, such as 28nm and 20nm.

“Aprisa’s timing-driven place and route technology is constantly calibrated for SPICE-level accuracy at advanced technology nodes,” said Jue-Hsien Chern, CEO at ATopTech. “We selected the Analog FastSPICE Platform for the calibration of Aprisa’s timing-driven place and route technology for 28nm/20nm because it delivers nanometer SPICE accuracy more than 5 times faster than traditional SPICE and has the capacity required for large post-layout calibration runs.”

The Analog FastSPICE Platform provides the world’s fastest circuit verification for nanometer analog, RF, mixed-signal, and custom digital circuits. Foundry certified to 20nm, the AFS Platform delivers nanometer SPICE accuracy 5x-10x faster on a single core and >2x faster on multicore systems versus any other simulator. For circuit characterization, the AFS Platform includes the industry’s only comprehensive silicon-accurate device noise analysis and delivers near-linear performance scaling with the number of cores. For large circuits, it delivers >10M-element capacity, the fastest near-SPICE-accurate simulation, and the fastest, most accurate mixed-signal simulation. Available licenses include AFS circuit simulation, AFS Transient Noise Analysis, AFS RF Analysis, AFS Co-Simulation, and AFS Nano SPICE.

“We are excited that ATopTech selected the AFS Platform for characterization and calibration of their timing analysis engine,” said Ravi Subramanian, president and CEO of Berkeley Design Automation. “Accurate timing closure and sign-off is critical to IC designers and ATopTech’s selection highlights the accuracy, performance, and capacity benefits of the AFS Platform.”

About Berkeley Design Automation

Berkeley Design Automation, Inc. is the recognized leader in nanometer circuit verification. The company combines the world’s fastest nanometer circuit verification platform, Analog FastSPICE, with exceptional application expertise to uniquely address nanometer circuit design challenges. More than 100 companies rely on Berkeley Design Automation to verify their nanometer-scale circuits. Berkeley Design Automation has received numerous industry awards and is widely recognized for its technology leadership and contributions to the electronics industry. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., NTT Corp., IT-Farm, and MUFJ Capital. For more information, visit http://www.berkeley-da.com.

About ATopTech

ATopTech was founded in 2004 by a team of leading EDA physical design implementation experts expressly to build new technology, from scratch, to deal with these issues design at 65nm and below. Aprisa, the result of these efforts, shipped to customers in December 2006 and has been used successfully in several hundred tapeouts to date. Aprisa is currently in active use in several 28nm design efforts. Apogee, launched in 2009, is a complete top down floorplanning and chip assembly tool that complements Aprisa. It has been used successfully in several dozen tapeouts. For more information, visit http://www.atoptech.com

Analog FastSPICE, AFS Nano, and WaveCrave are trademarks of Berkeley Design Automation, Inc. Berkeley Design and BDA are registered trademarks of Berkeley Design Automation, Inc. Aprisa and Apogee are trademarks, and ATopTech is a registered trademark of ATopTech, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.



Contact:

Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
ICScape: At the Junction of Math & CS, EDA & IP
Peggy AycinenaIP Showcase
by Peggy Aycinena
Arm Momentum: Segars embraces exciting times
More Editorial  
Jobs
Senior SW Developer for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, Germany
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise