4th Asia Symposium on Quality Electronic Design (ASQED) Announces Program; Convenes July 10-11, 2012 in Penang, Malaysia
| | Rate | Review | Notices

Hosts ASQED Microelectronics Olympiad Contest

SANTA CLARA, Calif. and PENANG, Malaysia May 8, 2012 The 4th annual Asia Symposium on Quality Electronic Design (ASQED), the premier electronic design quality conference in Asia, announced its  program today with talks by experts that cover multiple topics related to electronic design and semiconductors. The speakers and attendees include designers, users, and providers of integrated circuits (IC) and systems, semiconductor, packaging, assembly, test and Electronic Design Automation (EDA) tools. This year’s event will also host the ASQED Microelectronic Olympiad for the first time.

ASQED convenes Tuesday, July 10 through Wednesday, July 11, 2012 at the Eastin Hotel, Penang, Malaysia. The event includes free admission to select presentations and exhibits. To register, please visit www.asqed.com.

Conference Highlights

ASQED features 11 technical sessions covering over 50 peer-reviewed technical papers, as well as keynotes, tutorials, workshops and exhibits.

Keynote Speeches

  • Applied Research and Technology Transfer in Hong Kong
    Dr Nim-kwan Cheung, CEO, Applied Science and Technology Research Institute (ASTRI)
  • Emergence of New Markets: Can Business Survive without a Better Technology Roadmap?
    Kamran Eshraghian, President iDataMap Corporation, Australia and, Distinguished Professor, CBNU, Korea
  • Tech and Space: A Symbiotic Relationship
    Rich Goldman, Vice President, Corporate Marketing & Strategic Alliances, Synopsys and
    Chief Executive Officer, Synopsys Armenia
  • Recent Development and Progress for Nonvolatile Memory for Embedded Market
    Dr. Saied Tehrani, Senior Vice President and Chief Technology Officer, Spansion

Tutorials

  • DFM Fundamentals and New Challenges at Advanced Nodes
    Jeff Wilson, DFM Product Marketing Manager, Mentor Graphic, USA
  • Design, Fabrication and Reliability of Through Silicon Via (TSV) and Silicon Interposer for Robust 3D IC Integration
    Farhang Yazdani, Founder and President, Broadpak, US
  • Low Power Techniques for Nanometer VLSI Circuits and Challenges
    Dr. Rajiv Joshi, IEEE Fellow, ISQED Fellow, IBM, USA
  • Advanced DFT and BIST Techniques for the Nano-Era
    Dr. Adam Osseiran, Managing Director at NNTTF, A/Prof at Edith Cowan University, Australia
  • Manufacturing Testing of VLSI Circuits With Close Focus On Scan-Based Testing
    Prof. Ozgur Sinanoglu, Computer Engineering Department, New York University Abu Dhabi (NYUAD)

ASQED Microelectronic Olympiad

The collocated ASQED Microelectronic Olympiad, sponsored by the International Society for Quality Electronic Design and Synopsys, is an educational contest intended to spotlight young engineers and engineering students active in the field of microelectronics. The Olympiad consists of a written test covering a variety of topics related to digital and analog circuit design. The competition takes place on July 9th before ASQED. Winners will be announced on Wednesday, July 11 during ASQED.

To participate in the Microelectronics Olympiad, please register at http://microelectronic_olympiad.eventbrite.com/

About ASQED

ASQED plays a critical role in promoting quality-based electronic design and manufacturing in Asia and is an integral part of establishing a communication link between semiconductor, nano-electronic, bio-electronic, MEMS (microelectromechanical) and NEMS (nanoelectromechanical) systems, and photovoltaic (PV) technologies and disciplines such as design, manufacturing, test and packaging.

Several IEEE societies sponsors the event, and conference proceedings are published on IEEE Xplore. ASQED is organized and sponsored by the International Society for Quality Electronic Design.

Please visit www.asqed.com for more information.




Review Article Be the first to review this article
CST: Webinar October 19, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise